[{"title":"( 18 个子文件 127KB ) 利用FPGA实现浮点运算的verilog代码.rar","children":[{"title":"fpu","children":[{"title":"fcmp","children":[{"title":"test_top.v <span style='color:#111;'> 7.30KB </span>","children":null,"spread":false},{"title":"fcmp.v <span style='color:#111;'> 6.42KB </span>","children":null,"spread":false}],"spread":true},{"title":"浮点运算简介.htm <span style='color:#111;'> 22.71KB </span>","children":null,"spread":false},{"title":"fpu.pdf <span style='color:#111;'> 47.04KB </span>","children":null,"spread":false},{"title":"README <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false},{"title":"fpu.tar.tar <span style='color:#111;'> 72.44KB </span>","children":null,"spread":false},{"title":"test_bench","children":[{"title":"test_top.v <span style='color:#111;'> 9.62KB </span>","children":null,"spread":false},{"title":"sel_test.vh <span style='color:#111;'> 22.95KB </span>","children":null,"spread":false}],"spread":true},{"title":"sourse","children":[{"title":"post_norm.v <span style='color:#111;'> 23.60KB </span>","children":null,"spread":false},{"title":"pre_norm.v <span style='color:#111;'> 9.19KB </span>","children":null,"spread":false},{"title":"except.v <span style='color:#111;'> 4.78KB </span>","children":null,"spread":false},{"title":"fpu.v <span style='color:#111;'> 17.41KB </span>","children":null,"spread":false},{"title":"pre_norm_fmul.v <span style='color:#111;'> 5.40KB </span>","children":null,"spread":false},{"title":"primitives.v <span style='color:#111;'> 3.27KB </span>","children":null,"spread":false}],"spread":true},{"title":"浮点运算简介.files","children":[{"title":"css.css <span style='color:#111;'> 248B </span>","children":null,"spread":false},{"title":"back.gif <span style='color:#111;'> 49B </span>","children":null,"spread":false},{"title":"Thumbs.db <span style='color:#111;'> 3.00KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"www.pudn.com.txt <span style='color:#111;'> 218B </span>","children":null,"spread":false}],"spread":true}]