经典Verilog HDL语言例子48例.rar

[{"title":"（ 38 个子文件 91KB ） 经典Verilog HDL语言例子48例.rar","children":[{"title":"verilog例子","children":[{"title":"compinst.v <span style='color:#111;'> 471B </span>","children":null,"spread":false},{"title":"counter.v <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false},{"title":"latchinf.v <span style='color:#111;'> 258B </span>","children":null,"spread":false},{"title":"ram256x8_altera.v <span style='color:#111;'> 549B </span>","children":null,"spread":false},{"title":"traffic_ls.v <span style='color:#111;'> 2.36KB </span>","children":null,"spread":false},{"title":"addbook2.v <span style='color:#111;'> 840B </span>","children":null,"spread":false},{"title":"fifo.v <span style='color:#111;'> 6.46KB </span>","children":null,"spread":false},{"title":"clock.v <span style='color:#111;'> 2.97KB </span>","children":null,"spread":false},{"title":"testing.v <span style='color:#111;'> 16.05KB </span>","children":null,"spread":false},{"title":"reg12.v <span style='color:#111;'> 251B </span>","children":null,"spread":false},{"title":"addbook3.v <span style='color:#111;'> 494B </span>","children":null,"spread":false},{"title":"counters_altera.v <span style='color:#111;'> 2.87KB </span>","children":null,"spread":false},{"title":"addbook1.v <span style='color:#111;'> 494B </span>","children":null,"spread":false},{"title":"addbook4.v <span style='color:#111;'> 923B </span>","children":null,"spread":false},{"title":"div16.v <span style='color:#111;'> 7.39KB </span>","children":null,"spread":false},{"title":"addac.v <span style='color:#111;'> 5.89KB </span>","children":null,"spread":false},{"title":"wpulse.v <span style='color:#111;'> 3.99KB </span>","children":null,"spread":false},{"title":"reginf.v <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"control.c <span style='color:#111;'> 39.26KB </span>","children":null,"spread":false},{"title":"使用说明请参看右侧注释====〉〉.txt <span style='color:#111;'> 774B </span>","children":null,"spread":false},{"title":"uart.v <span style='color:#111;'> 7.51KB </span>","children":null,"spread":false},{"title":"mult_piped_8x8_2sC.v <span style='color:#111;'> 1.90KB </span>","children":null,"spread":false},{"title":"tcounter.v <span style='color:#111;'> 440B </span>","children":null,"spread":false},{"title":"S95.log <span style='color:#111;'> 6B </span>","children":null,"spread":false},{"title":"SPI_interface.v <span style='color:#111;'> 6.77KB </span>","children":null,"spread":false},{"title":"multiplier_16x16.v <span style='color:#111;'> 4.80KB </span>","children":null,"spread":false},{"title":"statmach_altera.v <span style='color:#111;'> 577B </span>","children":null,"spread":false},{"title":"mult16.v <span style='color:#111;'> 3.20KB </span>","children":null,"spread":false},{"title":"mux.v <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"Examples of Verilog","children":[{"title":"examplesB.doc <span style='color:#111;'> 112.50KB </span>","children":null,"spread":false},{"title":"BNF.txt <span style='color:#111;'> 56.56KB </span>","children":null,"spread":false},{"title":"examplesA.txt <span style='color:#111;'> 67.77KB </span>","children":null,"spread":false},{"title":"FSM.cdr <span style='color:#111;'> 18.22KB </span>","children":null,"spread":false},{"title":"Examples of Verilog.v <span style='color:#111;'> 6.27KB </span>","children":null,"spread":false},{"title":"Compile Examples.v <span style='color:#111;'> 7.63KB </span>","children":null,"spread":false},{"title":"Seqdet.v <span style='color:#111;'> 1.77KB </span>","children":null,"spread":false},{"title":"examplesB.txt <span style='color:#111;'> 38.03KB </span>","children":null,"spread":false},{"title":"CompileFSM.v <span style='color:#111;'> 3.33KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":true}]