[{"title":"( 5 个子文件 3KB ) 基于fpga的ppm位同步verilog代码","children":[{"title":"Loop_Filter.v <span style='color:#111;'> 2.93KB </span>","children":null,"spread":false},{"title":"Num_creat.v <span style='color:#111;'> 370B </span>","children":null,"spread":false},{"title":"phase_detector.v <span style='color:#111;'> 2.86KB </span>","children":null,"spread":false},{"title":"bit_synchronize.v <span style='color:#111;'> 718B </span>","children":null,"spread":false},{"title":"clock_devide.v <span style='color:#111;'> 825B </span>","children":null,"spread":false}],"spread":true}]