一个完整的串口协议 （Verilog语言编写）

[{"title":"（ 6 个子文件 194KB ） 一个完整的串口协议 （Verilog语言编写）","children":[{"title":"11_5 UART收发器设计实例 - 《Verilog HDL应用程序设计实例精讲》 -极为重要！！！！！.mht <span style='color:#111;'> 504.50KB </span>","children":null,"spread":false},{"title":"send.v <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"hdlsynchk.tcl <span style='color:#111;'> 124B </span>","children":null,"spread":false},{"title":"UART.txt <span style='color:#111;'> 266B </span>","children":null,"spread":false},{"title":"rec.v <span style='color:#111;'> 2.51KB </span>","children":null,"spread":false},{"title":"uart_test.v <span style='color:#111;'> 1.35KB </span>","children":null,"spread":false}],"spread":true}]