使用Quartus ii的verilog实现agc（自动增益控制）

[{"title":"（ 204 个子文件 3.48MB ） 使用Quartus ii的verilog实现agc（自动增益控制）","children":[{"title":"sin.data <span style='color:#111;'> 729B </span>","children":null,"spread":false},{"title":"PraCal.v.bak <span style='color:#111;'> 1.11KB </span>","children":null,"spread":false},{"title":"DivSub16b.v.bak <span style='color:#111;'> 4.65KB </span>","children":null,"spread":false},{"title":"AGC_tb.v <span style='color:#111;'> 1.76KB </span>","children":null,"spread":false},{"title":"DivSub16b.v <span style='color:#111;'> 4.05KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]