最全华中科技大学-头歌educoder教学实践平台计算机组成原理单总线CPU设计

[{"title":"（ 9 个子文件 633KB ） 最全华中科技大学-头歌educoder教学实践平台计算机组成原理单总线CPU设计","children":[{"title":"运算器设计、存储系统设计、单总线CPU设计","children":[{"title":"alu.circ <span style='color:#111;'> 736.62KB </span>","children":null,"spread":false},{"title":"头歌educoder教学实践平台计算机组成原理单总线CPU设计(定长指令周期3级时序)(HUST)","children":[{"title":"第6关 定长指令周期---单总线CPU设计.txt <span style='color:#111;'> 538.56KB </span>","children":null,"spread":false},{"title":"第4关 硬布线控制器组合逻辑单元.txt <span style='color:#111;'> 538.56KB </span>","children":null,"spread":false},{"title":"第5关 定长指令周期---硬布线控制器设计.txt <span style='color:#111;'> 538.56KB </span>","children":null,"spread":false},{"title":"第3关 定长指令周期---时序发生器输出函数设计.txt <span style='color:#111;'> 538.56KB </span>","children":null,"spread":false},{"title":"第2关 定长指令周期---时序发生器FSM设计.txt <span style='color:#111;'> 538.56KB </span>","children":null,"spread":false},{"title":"第1关 MIPS指令译码器设计.txt <span style='color:#111;'> 538.56KB </span>","children":null,"spread":false}],"spread":true},{"title":"MipsOnBusCpu.circ <span style='color:#111;'> 680.53KB </span>","children":null,"spread":false},{"title":"storage.circ <span style='color:#111;'> 1.15MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]