SystemVerilog硬件建模.zip

[{"title":"（ 6 个子文件 98.09MB ） SystemVerilog硬件建模.zip","children":[{"title":"SystemVerilog硬件设计及建模","children":[{"title":"SystemVerilog for Design(2nd edition).pdf <span style='color:#111;'> 2.90MB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模.pdf <span style='color:#111;'> 50.06MB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模（课件）.rar <span style='color:#111;'> 145.32KB </span>","children":null,"spread":false}],"spread":true},{"title":"SystemVerilog硬件设计与建模","children":[{"title":"SystemVerilog硬件设计及建模","children":[{"title":"SystemVerilog for Design(2nd edition).pdf <span style='color:#111;'> 2.90MB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模.pdf <span style='color:#111;'> 50.06MB </span>","children":null,"spread":false},{"title":"SystemVerilog硬件设计及建模（课件）.rar <span style='color:#111;'> 145.32KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]