Verilog设计一个能求出一个16bit字中两个相邻1之间最大间隙的电路。

[{"title":"（ 846 个子文件 2.3MB ） Verilog设计一个能求出一个16bit字中两个相邻1之间最大间隙的电路。","children":[{"title":"Gap_finder.rtlv.hdb <span style='color:#111;'> 9.92KB </span>","children":null,"spread":false},{"title":"Gap_finder.vpr.ammdb <span style='color:#111;'> 367B </span>","children":null,"spread":false},{"title":"Gap_finder.map.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"Gap_finder.map.qmsg <span style='color:#111;'> 7.70KB </span>","children":null,"spread":false},{"title":"Gap_finder.pre_map.hdb <span style='color:#111;'> 10.05KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]