[{"title":"( 8 个子文件 10KB ) FPGA设计曼彻斯特编解码Verilog源代码.zip.zip","children":[{"title":"med.v <span style='color:#111;'> 1.02KB </span>","children":null,"spread":false},{"title":"readme.doc <span style='color:#111;'> 24.00KB </span>","children":null,"spread":false},{"title":"me_tf.v <span style='color:#111;'> 1.33KB </span>","children":null,"spread":false},{"title":"me.v <span style='color:#111;'> 2.74KB </span>","children":null,"spread":false},{"title":"md_tf.v <span style='color:#111;'> 1.87KB </span>","children":null,"spread":false},{"title":"help.txt <span style='color:#111;'> 218B </span>","children":null,"spread":false},{"title":"md.v <span style='color:#111;'> 2.68KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 3.88KB </span>","children":null,"spread":false}],"spread":true}]