SystemVerilog三本经典书打包

[{"title":"（ 3 个子文件 13.95MB ） SystemVerilog三本经典书打包","children":[{"title":"A Practical Guide for SystemVerilog Assertions.pdf <span style='color:#111;'> 11.41MB </span>","children":null,"spread":false},{"title":"SystemVerilog+For+Design_+A+Guide+to+Using+SystemVerilog+for+Hardware+Design+and+Modeling.pdf <span style='color:#111;'> 2.51MB </span>","children":null,"spread":false},{"title":"SystemVerilogforVerification,+2nd+Edition.pdf <span style='color:#111;'> 2.49MB </span>","children":null,"spread":false}],"spread":true}]