[{"title":"( 4 个子文件 551KB ) Vivado平台下AD9653四通道Verilog源代码工程:125M采样率、SPI配置与LVDS接口自动延时调整 · Vivado v2.1","children":[{"title":"Vivado AD9653四通道Verilog源代码工程:125M采样率,包含SPI配置与LVDS接.md <span style='color:#111;'> 3.87KB </span>","children":null,"spread":false},{"title":"Vivado AD9653四通道Verilog源代码工程:125M采样率、SPI配置、LVDS接口自动延时调整及详细注释.html <span style='color:#111;'> 1.28MB </span>","children":null,"spread":false},{"title":"Vivado平台下AD9653四通道Verilog源代码工程:125M采样率、SPI配置与LVDS接.pdf <span style='color:#111;'> 119.21KB </span>","children":null,"spread":false},{"title":"Vivado AD9653四通道Verilog工程:125M采样率下的SPI配置与LVDS接口自动延.docx <span style='color:#111;'> 38.23KB </span>","children":null,"spread":false}],"spread":true}]