AD9361 FPGA驱动的单音信号收发例程：动态配置与Verilog代码实现，Vivado 2019.1工程环境,AD9361 FPGA驱动例程：Verilog编程的单音信号动态配置工程，Vivad

[{"title":"（ 12 个子文件 4.45MB ） AD9361 FPGA驱动的单音信号收发例程：动态配置与Verilog代码实现，Vivado 2019.1工程环境,AD9361 FPGA驱动例程：Verilog编程的单音信号动态配置工程，Vivad","children":[{"title":"2.jpg <span style='color:#111;'> 24.30KB </span>","children":null,"spread":false},{"title":"是一款广泛应用于无线通信领域的.docx <span style='color:#111;'> 87.79KB </span>","children":null,"spread":false},{"title":"6.jpg <span style='color:#111;'> 178.62KB </span>","children":null,"spread":false},{"title":"1.jpg <span style='color:#111;'> 38.67KB </span>","children":null,"spread":false},{"title":"纯逻辑驱动技术详解单音信号收发的.docx <span style='color:#111;'> 90.40KB </span>","children":null,"spread":false},{"title":"5.jpg <span style='color:#111;'> 260.66KB </span>","children":null,"spread":false},{"title":"探索纯逻辑驱动的奇妙世界单音信号收.docx <span style='color:#111;'> 88.82KB </span>","children":null,"spread":false},{"title":"在当前高度发达的科技时代已成为在数字电子领.docx <span style='color:#111;'> 88.83KB </span>","children":null,"spread":false},{"title":"纯逻辑驱动及单音信号收发例程分析一引言随着科技的飞.docx <span style='color:#111;'> 88.82KB </span>","children":null,"spread":false},{"title":"3.jpg <span style='color:#111;'> 123.05KB </span>","children":null,"spread":false},{"title":"技术博客纯逻辑驱动与代码示例一引言随着科技的飞.docx <span style='color:#111;'> 88.83KB </span>","children":null,"spread":false},{"title":"4.jpg <span style='color:#111;'> 224.36KB </span>","children":null,"spread":false}],"spread":true}]