[{"title":"( 6 个子文件 568KB ) 基于Xilinx FPGA Carry4进位链实现71.4ps分辨率的TOF测距TDC设计","children":[{"title":"基于Xilinx XC7A35T开发平台的高精度时间数字转换(TDC)系统:基于Carry4进位链的.docx <span style='color:#111;'> 37.27KB </span>","children":null,"spread":false},{"title":"FPGA","children":[{"title":"2.jpg <span style='color:#111;'> 57.84KB </span>","children":null,"spread":false},{"title":"1.jpg <span style='color:#111;'> 43.29KB </span>","children":null,"spread":false},{"title":"3.jpg <span style='color:#111;'> 75.26KB </span>","children":null,"spread":false}],"spread":true},{"title":"Xilinx XC7A35T开发平台:基于Carry4进位链高精度TDC代码(分辨率71.4ps)在.docx <span style='color:#111;'> 37.88KB </span>","children":null,"spread":false},{"title":"基于Xilinx FPGA Carry4进位链实现71.4ps分辨率的TOF测距TDC设计.pdf <span style='color:#111;'> 123.14KB </span>","children":null,"spread":false}],"spread":true}]