DDR SDRAM读写控制模块Xilinx FPGA（已封装，带使用说明）

[{"title":"（ 7 个子文件 393KB ） DDR SDRAM读写控制模块Xilinx FPGA（已封装，带使用说明）","children":[{"title":"DDR Module","children":[{"title":"Mips54_LoadBoard.xdc <span style='color:#111;'> 8.04KB </span>","children":null,"spread":false},{"title":"ddr2_read_control.v <span style='color:#111;'> 1.79KB </span>","children":null,"spread":false},{"title":"Defination.vh <span style='color:#111;'> 10.07KB </span>","children":null,"spread":false},{"title":"DDR模块使用说明.pdf <span style='color:#111;'> 467.43KB </span>","children":null,"spread":false},{"title":"ddr2_wr.v <span style='color:#111;'> 6.75KB </span>","children":null,"spread":false},{"title":"sealedDDR.v <span style='color:#111;'> 3.39KB </span>","children":null,"spread":false},{"title":"ddr2_write_control.v <span style='color:#111;'> 2.92KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]