[{"title":"( 7 个子文件 3KB ) 4位全加器和4位计数器的testbench仿真程序+实例程序包自取","children":[{"title":"verilog实例之模块巩固","children":[{"title":"add","children":[{"title":"adder4.v <span style='color:#111;'> 178B </span>","children":null,"spread":false},{"title":"adder_tb.v <span style='color:#111;'> 666B </span>","children":null,"spread":false}],"spread":true},{"title":"counter","children":[{"title":"count4_tb.v <span style='color:#111;'> 552B </span>","children":null,"spread":false},{"title":"count4.v <span style='color:#111;'> 234B </span>","children":null,"spread":false}],"spread":true},{"title":"AOI.v <span style='color:#111;'> 321B </span>","children":null,"spread":false},{"title":"count.v <span style='color:#111;'> 888B </span>","children":null,"spread":false},{"title":"mux_4.v <span style='color:#111;'> 517B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]