[{"title":"( 5 个子文件 1.39MB ) 基于FPGA的串口接收设计:Verilog实现与ModelSim仿真","children":[{"title":"基于FPGA的串口接收设计:Verilog实现与ModelSim仿真.pdf <span style='color:#111;'> 108.56KB </span>","children":null,"spread":false},{"title":"FPGA","children":[{"title":"1.jpg <span style='color:#111;'> 557.31KB </span>","children":null,"spread":false}],"spread":true},{"title":"基于FPGA的串口接收设计:使用Verilog开发实现与Modelsim仿真详解.docx <span style='color:#111;'> 37.65KB </span>","children":null,"spread":false},{"title":"基于FPGA的串口接收设计:使用Verilog开发及ModelSim仿真的设计说明.docx <span style='color:#111;'> 37.29KB </span>","children":null,"spread":false},{"title":"基于FPGA的串口接收设计详解:Verilog开发结合ModelSim仿真实践.md <span style='color:#111;'> 3.01KB </span>","children":null,"spread":false}],"spread":true}]