Genesys2开发板DDR3引脚约束文件.ucf文件，并带有原理图，用户手册

[{"title":"（ 5 个子文件 3.42MB ） Genesys2开发板DDR3引脚约束文件.ucf文件，并带有原理图，用户手册","children":[{"title":"geneys2相关","children":[{"title":"Genesys-2-Master.xdc <span style='color:#111;'> 45.88KB </span>","children":null,"spread":false},{"title":"Genesys 2：Kintex-7 FPGA大数据互联及视频系统开发板 用户手册.pdf <span style='color:#111;'> 2.03MB </span>","children":null,"spread":false},{"title":"Genesys 2：Kintex-7 FPGA大数据互联及视频系统开发板 原理图.pdf <span style='color:#111;'> 1.65MB </span>","children":null,"spread":false},{"title":"ddr_K7.ucf <span style='color:#111;'> 6.93KB </span>","children":null,"spread":false},{"title":"pinout_ge2.ucf <span style='color:#111;'> 10.82KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]