EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板ALTIUM设计原理图PCB+FPGA VERILOG源码.zip

上传者: GZXGYZ | 上传时间: 2021-03-27 20:20:00 | 文件大小: 673KB | 文件类型: ZIP
EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板ALTIUM设计原理图PCB+FPGA VERILOG源码,4层板设计,大小为120x72mm,Altium Designer 设计的工程文件,包括完整的原理图及PCB文件,可以用Altium(AD)软件打开或修改,已制样板测试验证,可作为你产品设计的参考。集成封器件型号列表: Library Component Count : 30 Name Description ---------------------------------------------------------------------------------------------------- 0006 4 HEADER HEADER 4 93C46 AT24C128 AT45DB041B-S U? Cap Capacitor Cap Pol1 Polarized Capacitor (Radial) DIODE Diode DIP_XTAL DSO751S ELECTRO1 EP1C6Q240 FT245BM HEADER 15X2 HEADER 20X2 IS61LV51216 Inductor Inductor LED LT1086MC MYEPCS4 MYJTAG R RESISTOR RES2 Res1 Resistor SST39SF010_020_040 SW-PB Switch USB_B ZENER2 配套的cyclone FPGA Verilog源码文件(非工程文件)如下: flash_to_sram_pro.v led.v pll2.v sram_read.v test_board.v test_io_cell.v

文件下载

资源详情

[{"title":"( 18 个子文件 673KB ) EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板ALTIUM设计原理图PCB+FPGA VERILOG源码.zip","children":[{"title":"Fpga 源码","children":[{"title":"test_board.v <span style='color:#111;'> 5.35KB </span>","children":null,"spread":false},{"title":"flash_to_sram_pro.v <span style='color:#111;'> 5.08KB </span>","children":null,"spread":false},{"title":"led.v <span style='color:#111;'> 4.31KB </span>","children":null,"spread":false},{"title":"pll2.v <span style='color:#111;'> 9.75KB </span>","children":null,"spread":false},{"title":"sram_read.v <span style='color:#111;'> 5.17KB </span>","children":null,"spread":false},{"title":"test_io_cell.v <span style='color:#111;'> 1.54KB </span>","children":null,"spread":false}],"spread":true},{"title":"EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板.PrjPCB <span style='color:#111;'> 31.61KB </span>","children":null,"spread":false},{"title":"EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板.SCH <span style='color:#111;'> 10.50KB </span>","children":null,"spread":false},{"title":"PORT.SCH <span style='color:#111;'> 5.24KB </span>","children":null,"spread":false},{"title":"EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板.IntLib <span style='color:#111;'> 36.50KB </span>","children":null,"spread":false},{"title":"FPGA_CONFIG.SCH <span style='color:#111;'> 155.00KB </span>","children":null,"spread":false},{"title":"SDRAM_EEPROM.SCH <span style='color:#111;'> 17.14KB </span>","children":null,"spread":false},{"title":"EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板.pdf <span style='color:#111;'> 1.55MB </span>","children":null,"spread":false},{"title":"EP1C6Q240_FT245BM_IS61LV51216 FPGA应用开发板.PCB <span style='color:#111;'> 1.19MB </span>","children":null,"spread":false},{"title":"USB.SCH <span style='color:#111;'> 23.11KB </span>","children":null,"spread":false},{"title":"FPGA.SCH <span style='color:#111;'> 47.12KB </span>","children":null,"spread":false},{"title":"TOP.SCH <span style='color:#111;'> 588B </span>","children":null,"spread":false},{"title":"POWER.SCH <span style='color:#111;'> 13.58KB </span>","children":null,"spread":false}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明