CYCLONE 10gx_10cx220官方FPGA开发板CADENCE ALLEGRO硬件原理图+PCB+BOM文件.zip

[{"title":"（ 8 个子文件 12.74MB ） CYCLONE 10gx_10cx220官方FPGA开发板CADENCE ALLEGRO硬件原理图+PCB+BOM文件.zip","children":[{"title":"c10gx_10cx220yf780","children":[{"title":"asse","children":[{"title":"C10_GX_DK_Rev_A1_assy_sh1_1103.pdf <span style='color:#111;'> 810.05KB </span>","children":null,"spread":false},{"title":"C10_GX_DK_Rev_A1_assy_sh2_1103.pdf <span style='color:#111;'> 688.79KB </span>","children":null,"spread":false}],"spread":true},{"title":"layout","children":[{"title":"C10_GX_DK_Rev_A1_Gerber_1103.zip <span style='color:#111;'> 2.88MB </span>","children":null,"spread":false}],"spread":true},{"title":"schematic","children":[{"title":"C10_GX_DK_Rev_A1_Release.DSN <span style='color:#111;'> 3.38MB </span>","children":null,"spread":false},{"title":"c10_gx_dk_rev_a1_release.opj <span style='color:#111;'> 6.43KB </span>","children":null,"spread":false},{"title":"C10_GX_DK_Rev_A1_Release.pdf <span style='color:#111;'> 1.42MB </span>","children":null,"spread":false}],"spread":true},{"title":"bom","children":[{"title":"6XX-44528R-0B.xlsx <span style='color:#111;'> 34.99KB </span>","children":null,"spread":false}],"spread":true},{"title":"pcb","children":[{"title":"C10_GX_DK_Rev_A1_Release_1103.brd <span style='color:#111;'> 18.53MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]