[{"title":"( 4 个子文件 4.67MB ) 瑞芯微rk3288核心板+开发板Cadence allegro设计硬件原理图+PCB文件.zip","children":[{"title":"RK3288_SDK_MAIN_V20_20140516.DSN <span style='color:#111;'> 5.01MB </span>","children":null,"spread":false},{"title":"RK3288_SDK_DDR3_V20_20140512hxs.brd <span style='color:#111;'> 3.81MB </span>","children":null,"spread":false},{"title":"RK3288_SDK_MAIN_V20_20140516hxs.brd <span style='color:#111;'> 5.01MB </span>","children":null,"spread":false},{"title":"RK3288-DDR3P416DD6-V20-20140512.DSN <span style='color:#111;'> 4.14MB </span>","children":null,"spread":false}],"spread":true}]