[{"title":"( 730 个子文件 10.21MB ) FPGA读写 SDRAM Verilog设计源码Quartus工程文件.zip","children":[{"title":"cbx_args.txt <span style='color:#111;'> 1.58KB </span>","children":null,"spread":false},{"title":"sdram.tcl <span style='color:#111;'> 3.03KB </span>","children":null,"spread":false},{"title":"sdram_rw_test_assignment_defaults.qdf <span style='color:#111;'> 54.71KB </span>","children":null,"spread":false},{"title":"sdram_rw_test.(9).cnf.cdb <span style='color:#111;'> 1.79KB </span>","children":null,"spread":false},{"title":"sdram_rw_test.sld_design_entry_dsc.sci <span style='color:#111;'> 227B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]