基于FPGA的LD3320语音识别模块驱动设计

上传者: FDL_AQ | 上传时间: 2025-02-25 20:58:02 | 文件大小: 1.79MB | 文件类型: ZIP
基于FPGA的LD3320语音识别模块驱动设计 纯verilog语言编写 内部模块有详细的功能介绍 每个模块都可看见对应的仿真结果 具体功能参见:https://mp.csdn.net/mp_blog/creation/editor/125077822

文件下载

资源详情

[{"title":"( 156 个子文件 1.79MB ) 基于FPGA的LD3320语音识别模块驱动设计","children":[{"title":"_info <span style='color:#111;'> 4.76KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map.ammdb <span style='color:#111;'> 129B </span>","children":null,"spread":false},{"title":"uartrx.v.bak <span style='color:#111;'> 3.26KB </span>","children":null,"spread":false},{"title":"uart_tx.v.bak <span style='color:#111;'> 3.12KB </span>","children":null,"spread":false},{"title":"uart_rx.v.bak <span style='color:#111;'> 2.88KB </span>","children":null,"spread":false},{"title":"UartTx.v.bak <span style='color:#111;'> 2.70KB </span>","children":null,"spread":false},{"title":"Controller.v.bak <span style='color:#111;'> 2.38KB </span>","children":null,"spread":false},{"title":"recdecode.v.bak <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak <span style='color:#111;'> 1.44KB </span>","children":null,"spread":false},{"title":"tb_cl4_ld3320_system.v.bak <span style='color:#111;'> 476B </span>","children":null,"spread":false},{"title":"function_ctrl.v.bak <span style='color:#111;'> 370B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.v.bak <span style='color:#111;'> 167B </span>","children":null,"spread":false},{"title":"pwm_ctrl.v.bak <span style='color:#111;'> 147B </span>","children":null,"spread":false},{"title":"Speech_rec_uart.v.bak <span style='color:#111;'> 56B </span>","children":null,"spread":false},{"title":"uart_tx_test.v.bak <span style='color:#111;'> 42B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak1 <span style='color:#111;'> 1.60KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak2 <span style='color:#111;'> 1.91KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak3 <span style='color:#111;'> 1.91KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak4 <span style='color:#111;'> 1.91KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak5 <span style='color:#111;'> 1.75KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak6 <span style='color:#111;'> 1.76KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do.bak7 <span style='color:#111;'> 1.76KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map.bpm <span style='color:#111;'> 669B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.rtlv_sg.cdb <span style='color:#111;'> 15.91KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map.cdb <span style='color:#111;'> 11.34KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.cdb <span style='color:#111;'> 10.99KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(1).cnf.cdb <span style='color:#111;'> 10.77KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(6).cnf.cdb <span style='color:#111;'> 10.63KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.sgdiff.cdb <span style='color:#111;'> 9.96KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(2).cnf.cdb <span style='color:#111;'> 3.04KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(4).cnf.cdb <span style='color:#111;'> 2.86KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(0).cnf.cdb <span style='color:#111;'> 2.07KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(3).cnf.cdb <span style='color:#111;'> 1.98KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map_bb.cdb <span style='color:#111;'> 1.86KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.rtlv_sg_swap.cdb <span style='color:#111;'> 1.82KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.hbdb.cdb <span style='color:#111;'> 1.41KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(5).cnf.cdb <span style='color:#111;'> 796B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.reg_db.cdb <span style='color:#111;'> 460B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 2.41KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.46KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.34KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.08KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.00KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 760B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 501B </span>","children":null,"spread":false},{"title":"logic_util_heursitic.dat <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.db_info <span style='color:#111;'> 140B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.db_info <span style='color:#111;'> 140B </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 2.79KB </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 2.32KB </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 1.69KB </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 1.25KB </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 1.01KB </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 894B </span>","children":null,"spread":false},{"title":"_primary.dbs <span style='color:#111;'> 751B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.pti_db_list.ddb <span style='color:#111;'> 246B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.tis_db_list.ddb <span style='color:#111;'> 246B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system_run_msim_rtl_verilog.do <span style='color:#111;'> 1.76KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.dpi <span style='color:#111;'> 1.16KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.hbdb.hb_info <span style='color:#111;'> 46B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.pre_map.hdb <span style='color:#111;'> 15.53KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.rtlv.hdb <span style='color:#111;'> 15.28KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.hdb <span style='color:#111;'> 15.03KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map.hdb <span style='color:#111;'> 14.68KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.hbdb.hdb <span style='color:#111;'> 14.41KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.sgdiff.hdb <span style='color:#111;'> 13.92KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map_bb.hdb <span style='color:#111;'> 10.23KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(6).cnf.hdb <span style='color:#111;'> 3.00KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(1).cnf.hdb <span style='color:#111;'> 1.84KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(3).cnf.hdb <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(2).cnf.hdb <span style='color:#111;'> 1.23KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(0).cnf.hdb <span style='color:#111;'> 1.19KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(4).cnf.hdb <span style='color:#111;'> 1.16KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.(5).cnf.hdb <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.hier_info <span style='color:#111;'> 15.30KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.hif <span style='color:#111;'> 848B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.lpc.html <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 10.87KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.ipinfo <span style='color:#111;'> 163B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map.kpt <span style='color:#111;'> 2.49KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.root_partition.map.kpt <span style='color:#111;'> 2.49KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.cmp_merge.kpt <span style='color:#111;'> 219B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.map_bb.logdb <span style='color:#111;'> 4B </span>","children":null,"spread":false},{"title":"msim_transcript <span style='color:#111;'> 4.90KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.sgate.nvd <span style='color:#111;'> 17.71KB </span>","children":null,"spread":false},{"title":"cl4_ld3320_system.sgate_sm.nvd <span style='color:#111;'> 1.50KB </span>","children":null,"spread":false},{"title":"微信图片_202205251521512.png <span style='color:#111;'> 393.51KB </span>","children":null,"spread":false},{"title":"微信图片_202205251521513.png <span style='color:#111;'> 372.86KB </span>","children":null,"spread":false},{"title":"微信图片_202205251521511.png <span style='color:#111;'> 326.60KB </span>","children":null,"spread":false},{"title":"微信图片_202205251521514.png <span style='color:#111;'> 316.26KB </span>","children":null,"spread":false},{"title":"微信图片_20220525152151.png <span style='color:#111;'> 222.55KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 1.43KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 1.09KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 1.03KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 617B </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明