[{"title":"( 1206 个子文件 232.87MB ) xilinx FPGA verilog DDR4测试工程","children":[{"title":"ad9f639068a85b7a.xci <span style='color:#111;'> 7.23KB </span>","children":null,"spread":false},{"title":"dbg_hub_CV.dcp <span style='color:#111;'> 345.27KB </span>","children":null,"spread":false},{"title":"ila_1_sim_netlist.v <span style='color:#111;'> 3.13MB </span>","children":null,"spread":false},{"title":"ila_1_stub.vhdl <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"ila_1_stub.v <span style='color:#111;'> 2.03KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多,未全部展示</span>","children":null,"spread":false}],"spread":true}]