Quartus ii与verilog实现8位计数器，Modelsim仿真

[{"title":"（ 131 个子文件 2.92MB ） Quartus ii与verilog实现8位计数器，Modelsim仿真","children":[{"title":"count.qpf <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"count.qsf <span style='color:#111;'> 3.46KB </span>","children":null,"spread":false},{"title":"count.qws <span style='color:#111;'> 810B </span>","children":null,"spread":false},{"title":"count.routing.rdb <span style='color:#111;'> 2.99KB </span>","children":null,"spread":false},{"title":"count.cycloneive_io_sim_cache.45um_ss_1200mv_85c_slow.hsd <span style='color:#111;'> 722.79KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]