FPGAVerlog实现简单CPU(可烧录及小脚丫)

[{"title":"（ 262 个子文件 74.39MB ） FPGAVerlog实现简单CPU(可烧录及小脚丫)","children":[{"title":"_info <span style='color:#111;'> 23.76KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 13.72KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 10.61KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 6.60KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 5.24KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 4.33KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 3.17KB </span>","children":null,"spread":false},{"title":"_info <span style='color:#111;'> 1.35KB </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"_vmake <span style='color:#111;'> 29B </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.cmp.ammdb <span style='color:#111;'> 1.44KB </span>","children":null,"spread":false},{"title":"simple_cpu.vpr.ammdb <span style='color:#111;'> 1.16KB </span>","children":null,"spread":false},{"title":"simple_cpu.map.ammdb <span style='color:#111;'> 132B </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"file.v.bak <span style='color:#111;'> 1.11KB </span>","children":null,"spread":false},{"title":"instruct.v.bak <span style='color:#111;'> 1.04KB </span>","children":null,"spread":false},{"title":"alu.v.bak <span style='color:#111;'> 1005B </span>","children":null,"spread":false},{"title":"instruction_register.v.bak <span style='color:#111;'> 849B </span>","children":null,"spread":false},{"title":"reg_show.v.bak <span style='color:#111;'> 730B </span>","children":null,"spread":false},{"title":"generator.v.bak <span style='color:#111;'> 730B </span>","children":null,"spread":false},{"title":"simple_cpu_tb.v.bak <span style='color:#111;'> 531B </span>","children":null,"spread":false},{"title":"in_data.v.bak <span style='color:#111;'> 529B </span>","children":null,"spread":false},{"title":"program_counter.v.bak <span style='color:#111;'> 358B </span>","children":null,"spread":false},{"title":"accumulator.v.bak <span style='color:#111;'> 331B </span>","children":null,"spread":false},{"title":"simple_cpu.v.bak <span style='color:#111;'> 91B </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak1 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak10 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak11 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak2 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak3 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak4 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak5 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak6 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak7 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak8 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do.bak9 <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu.ace_cmp.bpm <span style='color:#111;'> 1.01KB </span>","children":null,"spread":false},{"title":"simple_cpu.map.bpm <span style='color:#111;'> 1.01KB </span>","children":null,"spread":false},{"title":"simple_cpu.cmp.bpm <span style='color:#111;'> 1.00KB </span>","children":null,"spread":false},{"title":"simple_cpu.cmp.cdb <span style='color:#111;'> 145.47KB </span>","children":null,"spread":false},{"title":"simple_cpu.ace_cmp.cdb <span style='color:#111;'> 143.51KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.cmp.cdb <span style='color:#111;'> 55.15KB </span>","children":null,"spread":false},{"title":"simple_cpu.map.cdb <span style='color:#111;'> 41.23KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.map.cdb <span style='color:#111;'> 40.46KB </span>","children":null,"spread":false},{"title":"simple_cpu.rtlv_sg.cdb <span style='color:#111;'> 31.75KB </span>","children":null,"spread":false},{"title":"simple_cpu.(6).cnf.cdb <span style='color:#111;'> 15.60KB </span>","children":null,"spread":false},{"title":"simple_cpu.(14).cnf.cdb <span style='color:#111;'> 8.23KB </span>","children":null,"spread":false},{"title":"simple_cpu.(0).cnf.cdb <span style='color:#111;'> 5.14KB </span>","children":null,"spread":false},{"title":"simple_cpu.(7).cnf.cdb <span style='color:#111;'> 4.11KB </span>","children":null,"spread":false},{"title":"simple_cpu.(5).cnf.cdb <span style='color:#111;'> 3.53KB </span>","children":null,"spread":false},{"title":"simple_cpu.(8).cnf.cdb <span style='color:#111;'> 2.81KB </span>","children":null,"spread":false},{"title":"simple_cpu.(4).cnf.cdb <span style='color:#111;'> 2.77KB </span>","children":null,"spread":false},{"title":"simple_cpu.rtlv_sg_swap.cdb <span style='color:#111;'> 2.72KB </span>","children":null,"spread":false},{"title":"simple_cpu.(10).cnf.cdb <span style='color:#111;'> 2.50KB </span>","children":null,"spread":false},{"title":"simple_cpu.map_bb.cdb <span style='color:#111;'> 2.23KB </span>","children":null,"spread":false},{"title":"simple_cpu.(2).cnf.cdb <span style='color:#111;'> 2.22KB </span>","children":null,"spread":false},{"title":"simple_cpu.(9).cnf.cdb <span style='color:#111;'> 2.12KB </span>","children":null,"spread":false},{"title":"simple_cpu.(3).cnf.cdb <span style='color:#111;'> 2.00KB </span>","children":null,"spread":false},{"title":"simple_cpu.(1).cnf.cdb <span style='color:#111;'> 1.93KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.map.hbdb.cdb <span style='color:#111;'> 1.56KB </span>","children":null,"spread":false},{"title":"simple_cpu.(13).cnf.cdb <span style='color:#111;'> 1.39KB </span>","children":null,"spread":false},{"title":"simple_cpu.(11).cnf.cdb <span style='color:#111;'> 1.30KB </span>","children":null,"spread":false},{"title":"simple_cpu.(17).cnf.cdb <span style='color:#111;'> 1.28KB </span>","children":null,"spread":false},{"title":"simple_cpu.(16).cnf.cdb <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"simple_cpu.(18).cnf.cdb <span style='color:#111;'> 1.22KB </span>","children":null,"spread":false},{"title":"simple_cpu.(12).cnf.cdb <span style='color:#111;'> 1.22KB </span>","children":null,"spread":false},{"title":"simple_cpu.(15).cnf.cdb <span style='color:#111;'> 1.05KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.map.reg_db.cdb <span style='color:#111;'> 809B </span>","children":null,"spread":false},{"title":"simple_cpu.eco.cdb <span style='color:#111;'> 167B </span>","children":null,"spread":false},{"title":"simple_cpu.cdf <span style='color:#111;'> 342B </span>","children":null,"spread":false},{"title":"simple_cpu.db_info <span style='color:#111;'> 143B </span>","children":null,"spread":false},{"title":"simple_cpu.db_info <span style='color:#111;'> 143B </span>","children":null,"spread":false},{"title":"simple_cpu.tiscmp.slow_1200mv_85c.ddb <span style='color:#111;'> 338.57KB </span>","children":null,"spread":false},{"title":"simple_cpu.tiscmp.fast_1200mv_0c.ddb <span style='color:#111;'> 337.76KB </span>","children":null,"spread":false},{"title":"simple_cpu.tiscmp.slow_1200mv_0c.ddb <span style='color:#111;'> 335.45KB </span>","children":null,"spread":false},{"title":"simple_cpu.tiscmp.fastest_slow_1200mv_85c.ddb <span style='color:#111;'> 152.30KB </span>","children":null,"spread":false},{"title":"simple_cpu.tiscmp.fastest_slow_1200mv_0c.ddb <span style='color:#111;'> 151.31KB </span>","children":null,"spread":false},{"title":"simple_cpu.asm_labs.ddb <span style='color:#111;'> 11.16KB </span>","children":null,"spread":false},{"title":"simple_cpu.tis_db_list.ddb <span style='color:#111;'> 305B </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.cmp.dfp <span style='color:#111;'> 33B </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_rtl_verilog.do <span style='color:#111;'> 2.48KB </span>","children":null,"spread":false},{"title":"simple_cpu_run_msim_gate_verilog.do <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false},{"title":"simple_cpu.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.map.dpi <span style='color:#111;'> 1.58KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.map.hbdb.hb_info <span style='color:#111;'> 46B </span>","children":null,"spread":false},{"title":"simple_cpu.cmp.hdb <span style='color:#111;'> 31.29KB </span>","children":null,"spread":false},{"title":"simple_cpu.rrp.hdb <span style='color:#111;'> 31.21KB </span>","children":null,"spread":false},{"title":"simple_cpu.ace_cmp.hdb <span style='color:#111;'> 30.94KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.cmp.hdb <span style='color:#111;'> 29.70KB </span>","children":null,"spread":false},{"title":"simple_cpu.map.hdb <span style='color:#111;'> 29.00KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.map.hbdb.hdb <span style='color:#111;'> 27.90KB </span>","children":null,"spread":false},{"title":"simple_cpu.root_partition.map.hdb <span style='color:#111;'> 27.51KB </span>","children":null,"spread":false},{"title":"simple_cpu.pre_map.hdb <span style='color:#111;'> 23.44KB </span>","children":null,"spread":false},{"title":"simple_cpu.rtlv.hdb <span style='color:#111;'> 22.99KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]