有关不同的phy接口 architecture,pcie,sata,usb3.0
2021-12-11 14:51:02 1.76MB PCIE USB SATA PHY
1
本论文对协议进行了详细的分析,建立了SATA IP CORE的层次结构,将设 备端SATA IP CORE划分成应用层、传输层、链路层和物理层;介绍了实现该IP CORE所选择的开发工具、开发语言和所选用的芯片;在此基础上着重阐述协议 IP CORE的设计,并对各个部分的设计予以分别阐述,并编码实现;最后进行综 合和测试。
2021-12-08 10:58:30 4.23MB SATA 3.0 FPGA
1
SATA高速差分信号设计规则
2021-12-07 09:47:57 100KB 高速差分信号
1
SATA技术手册,单片机开发用,C语言,学习指导文档。
2021-12-07 09:43:17 359KB SATA 手册
1
SATA协议分析及其FPGA的实现
2021-12-05 20:50:37 18.02MB sata 协议分析 fpga 实现
1
sata全套教程 36G:stata视频教程四合一:初级+高级+论文专题+十月更新+计量经济学及stata应用+赠送1:计量经济学及stata应用课件及数据+赠送2:stata软件安装包
2021-12-03 15:59:58 116B SATA
1
The set of AT Attachment standards consists of this standard and the ATA implementation standards described in AT Attachment - 8 ATA/ATAPI Architecture Model (ATA8-AAM). This standard specifies the command set host systems use to access storage devices. This standard provides a common command set for systems manufacturers, system integrators, software suppliers, and suppliers of intelligent storage devices. Figure 1 shows the relationship of this standard to other ATA standards as well as related device and host standards and specifications
2021-12-02 17:27:25 3.01MB SATA Sata command
1
phy-interface-pci-express-sata-usb30-architectures-3.1 v5.2.
2021-11-26 15:35:40 2.63MB PIPE 体系结构 PCIE SATA
1
一致性分析,眼图 ,信号完整性, sigtest si信号完整性测试方案 测试pattern ,原理分析
2021-11-23 14:15:56 7.06MB si sata
1
ahci(sata)驱动_64位.rar
2021-11-21 06:58:53 214KB 驱动
1