MoviesWeb_plus 此项目需要 电脑上 安装有 node+MongoDB数据库。 app.js启动node服务器。 该项目是MoviesWeb的升级版,在原有的基础上,进行了优化了项目目录 和代码。 1.加了用户的登录注册 2.以及管理员的权限管理。 3.实现了用户的修改和删除。 4.密码实现了 MD5加盐(加密) 5.用户登录会话 ,做了持久化处理。 6.增加某个电影的访客量。 7。增加了首页 ,电影的增加效果,以及美化 电影首页--localhost:3000/index 电影详情页--localhost:3000/detail 电影后台列表页--localhost:3000/film/list 电影后台录入页--localhost:3000/film/admin 用户 登录--localhost:3000/user/signin 用户 注册--localhost:3000/
2023-01-02 16:35:56 2.3MB HTML
1
基于NodeJs + MongoDB + jQuery + Bootstrap建造的豆瓣电影网站 一,简介 本项目是基于Nodejs的练习手项目,期间参考了慕课网(代码结构及路由全都重新改造),在老师所讲的基础上增加了很多的功能和完善,项目基于Express 4.15版本,,代码采用Es6编写,代码已加注释,提高了阅读性和维护性,有助于参考: 1,项目前端建设: 使用jQuery和Bootsrap完成网站前端JS脚本和样式处理; 前一级的数据请求交互通过Ajax完成; 约会了Moment.js格式化前端页面显示时间; 2,项目筹备建设: 使用NodeJs的express框架完成电影网站布局的构
2023-01-02 12:46:50 5.99MB movie mongodb moment nodejs-express
1
vue+nodejs+express+mybatis and vue+nodejs+express+mybatis资源分享
2022-12-28 15:14:13 32.82MB node
1
'We have always recommended these books to our customers and even our own engineers for developing a better understanding of technologies and specifications. We find the latest PCI Express book from MindShare to have the same content and high quality as all the others.' --Nader Saleh, CEO/President, Catalyst Enterprises, Inc. PCI Express is the third-generation Peripheral Component Inter-connect technology for a wide range of systems and peripheral devices. Incorporating recent advances in high-speed, point-to-point interconnects, PCI Express provides significantly higher performance, reliability, and enhanced capabilities--at a lower cost--than the previous PCI and PCI-X standards. Therefore, anyone working on next-generation PC systems, BIOS and device driver development, and peripheral device design will need to have a thorough understanding of PCI Express. PCI Express System Architecture provides an in-depth description and comprehensive reference to the PCI Express standard. The book contains information needed for design, verification, and test, as well as background information essential for writing low-level BIOS and device drivers.In addition, it offers valuable insight into the technology's evolution and cutting-edge features. Following an overview of the PCI Express architecture, the book moves on to cover transaction protocols, the physical/electrical layer, power management, configuration, and more. Specific topics covered include: *Split transaction protocol *Packet format and definition, including use of each field *ACK/NAK protocol *Traffic Class and Virtual Channel applications and use *Flow control initialization and operation *Error checking mechanisms and reporting options *Switch design issues *Advanced Power Management mechanisms and use *Active State Link power management *Hot Plug design and operation *Message transactions *Physical layer functions *Electrical signaling characteristics and issues *PCI Express enumeration procedures *Configuration register definitions Thoughtfully organized, featuring a plethora of illustrations, and comprehensive in scope, PCI Express System Architecture is an essential resource for anyone working with this important technology.MindShare's PC System Architecture Series is a crisply written and comprehensive set of guides to the most important PC hardware standards. Books in the series are intended for use by hardware and software designers, programmers, and support personnel. 0321156307B08262003
2022-12-20 17:31:02 12.57MB PCI Express
1
This paper presents power management guidelines for PCI Express links on Intel-based Mobile platforms. It describes the mapping from platform sleeping states and device power states to link power states, including the procedure to support Mobile-specific S1/POS and CPU C3/C4 scenarios. Device and platform power saving opportunities are identified for each link power state. L1 entry policy is also recommended to optimize device power. Several power optimization techniques are described, including minimizing flow control updates and acknowledgement packets to improve bandwidth efficiency, and pipelining packets to increase opportunities for active state link power management. These power management guidelines enable architectural innovation to achieve power-optimized interconnect performance.
2022-12-20 00:51:35 88KB PCIe
1
PCI Express Base Specification Revision 2.0 协议规范
2022-12-19 19:02:04 3.2MB PCIExpress pci协议
1
PCI Express规范、协议介绍,最新版(V3.0),设计PCIE板卡的时候找到的资料,有PCIE接口介绍、信号介绍以及电气特性介绍、以及PCIE板卡连接器规范介绍等。
2022-12-19 17:05:56 2.07MB PCIE MINI PCIE
1
electron vue3 ffmpeg 推流开发桌面应用 本项目实现以下几点功能: 1.html video 播放 .flv 格式 推流; 2.实现本地推流,或输入指定地址推流 3.本项目为electron开发项目 4.本项目采用vue3 typescript 开发; 5.可实现截屏指定区域录屏, 6.本项目已配置好打包相关服务,只需npm run win 可生成exe安装文件 本项目 已配置好相关推流低延时设置,如webtrc格式播放,可以在1.5s 左右电脑性能好会更低 使用方法, npm i 与 cd 到eleron 在npm i 两次安装
1
Microsoft Visual Studio 2008 Express with SP1 带 SP1 的 Visual Web Developer 2008 速成版,这个是我放在这里备份的,这些老东西很难找了。
2022-12-08 23:48:13 748.54MB VS2008ExpressWit
1
1. INTRODUCTION............................................................................................................... 46 1.1. A THIRD GENERATION I/O INTERCONNECT ................................................................... 46 1.2. PCI EXPRESS LINK......................................................................................................... 49 1.3. PCI EXPRESS FABRIC TOPOLOGY .................................................................................. 50 1.3.1. Root Complex........................................................................................................ 50 1.3.2. Endpoints .............................................................................................................. 51 1.3.3. Switch .................................................................................................................... 54 1.3.4. Root Complex Event Collector .............................................................................. 55 1.3.5. PCI Express to PCI/PCI-X Bridge........................................................................ 55 1.4. PCI EXPRESS FABRIC TOPOLOGY CONFIGURATION ....................................................... 55 1.5. PCI EXPRESS LAYERING OVERVIEW.............................................................................. 56 1.5.1. Transaction Layer ................................................................................................. 57 1.5.2. Data Link Layer .................................................................................................... 57 1.5.3. Physical Layer ...................................................................................................... 58 1.5.4. Layer Functions and Services............................................................................... 58 TRANSACTION LAYER SPECIFICATION ................................................................. 62 2.1. TRANSACTION LAYER OVERVIEW.................................................................................. 62 2.1.1. Address Spaces, Transaction Types, and Usage................................................... 63 2.1.2. Packet Format Overview ...................................................................................... 65 2.2. TRANSACTION LAYER PROTOCOL - PACKET DEFINITION............................................... 67 2.2.1. Common Packet Header Fields ............................................................................ 67 2.2.2. TLPs with Data Payloads - Rules ......................................................................... 70 2.2.3. TLP Digest Rules .................................................................................................. 74 2.2.4. Routing and Addressing Rules .............................................................................. 74 2.2.5. First/Last DW Byte Enables Rules........................................................................ 78 2.2.6. Transaction Descriptor ......................................................................................... 81 2.2.7. Memory, I/O, and Configuration Request Rules................................................... 87 2.2.8. Message Request Rules ......................................................................................... 94 2.2.9. Completion Rules ................................................................................................ 115 2.2.10. TLP Prefix Rules ................................................................................................. 118 2.3. HANDLING OF RECEIVED TLPS.................................................................................... 123 2.3.1. Request Handling Rules...................................................................................... 126 2.3.2. Completion Handling Rules................................................................................ 138 2.4. TRANSACTION ORDERING ............................................................................................ 142 2.4.1. Transaction Ordering Rules ............................................................................... 142 ......
2022-12-08 17:33:08 10.59MB pcie 4.0 标准
1