Optimum sleep transistor design and implementation are critical to a successful power-gating design. This paper describes a number of critical considerations for the sleep transistor design and implementation including header or footer switch selection, sleep
transistor distribution choices and sleep transistor gate length, width and body bias optimization for area, leakage and efficiency
2021-10-18 22:05:50
95KB
低功耗
1