信号完成性分析 Altera Stratix V GX/GT 100G This document is generated using results from simulations created for the arious topologies on the printed circuit board created to demonstrate the capabilities of the Stratix V GX and Stratix V GT field programmable gate arrays.Each topology is considered and the results of the process for obtaining good signal integrity are documented.Development Board
2021-05-12 09:02:30 24.48MB StratixVGX/GT FPGA SI DDR3
1