FPGA数字频率合成器及fir滤波器设计（利用vivado dds、fir ip核）

[{"title":"（ 972 个子文件 154.76MB ） FPGA数字频率合成器及fir滤波器设计（利用vivado dds、fir ip核）","children":[{"title":"README.txt <span style='color:#111;'> 130B </span>","children":null,"spread":false},{"title":"xbip_utils_v3_0_vh_rfs.vhd <span style='color:#111;'> 178.38KB </span>","children":null,"spread":false},{"title":"xbip_dsp48_multadd_v3_0_vh_rfs.vhd <span style='color:#111;'> 83.24KB </span>","children":null,"spread":false},{"title":"xbip_dsp48_addsub_v3_0_vh_rfs.vhd <span style='color:#111;'> 97.49KB </span>","children":null,"spread":false},{"title":"fir_compiler_v7_2_vh_rfs.vhd <span style='color:#111;'> 4.10MB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]