[{"title":"( 2 个子文件 7KB ) 一个简单的verilog编写的DMA IP CORE,和大家分享一下","children":[{"title":"DMA CORE","children":[{"title":"adma_defines.v <span style='color:#111;'> 8.44KB </span>","children":null,"spread":false},{"title":"adma_top.v <span style='color:#111;'> 16.36KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]