[{"title":"( 14 个子文件 42KB ) SPI-verilog","children":[{"title":"sim","children":[{"title":"tb.v <span style='color:#111;'> 2.19KB </span>","children":null,"spread":false},{"title":"transcript <span style='color:#111;'> 526B </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 40.00KB </span>","children":null,"spread":false},{"title":"work","children":[{"title":"_info <span style='color:#111;'> 486B </span>","children":null,"spread":false},{"title":"tb","children":[{"title":"_primary.vhd <span style='color:#111;'> 64B </span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'> 16.10KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.86KB </span>","children":null,"spread":false}],"spread":true},{"title":"@s@p@i","children":[{"title":"_primary.vhd <span style='color:#111;'> 791B </span>","children":null,"spread":false},{"title":"verilog.asm <span style='color:#111;'> 23.38KB </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 2.57KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"SPI.cr.mti <span style='color:#111;'> 481B </span>","children":null,"spread":false},{"title":"modelsim.ini <span style='color:#111;'> 21.87KB </span>","children":null,"spread":false},{"title":"SPI.v <span style='color:#111;'> 5.53KB </span>","children":null,"spread":false},{"title":"SPI.mpf <span style='color:#111;'> 52.76KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]