ddr4_verilog_models.zip

[{"title":"（ 61 个子文件 1.16MB ） ddr4_verilog_models.zip","children":[{"title":"protected_modelsim","children":[{"title":"timing_tasks.sv <span style='color:#111;'> 23.79KB </span>","children":null,"spread":false},{"title":"StateTableCore.svp <span style='color:#111;'> 216.44KB </span>","children":null,"spread":false},{"title":"dimm_subtest.vh <span style='color:#111;'> 14.08KB </span>","children":null,"spread":false},{"title":"readme_dimm.txt <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"dimm.vh <span style='color:#111;'> 1.91KB </span>","children":null,"spread":false},{"title":"interface.sv <span style='color:#111;'> 966B </span>","children":null,"spread":false},{"title":"memory_file.txt <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"StateTable.svp <span style='color:#111;'> 6.71KB </span>","children":null,"spread":false},{"title":"modelsim.do <span style='color:#111;'> 2.15KB </span>","children":null,"spread":false},{"title":"run_modelsim <span style='color:#111;'> 21B </span>","children":null,"spread":false},{"title":"subtest.vh <span style='color:#111;'> 17.22KB </span>","children":null,"spread":false},{"title":"arch_defines.v <span style='color:#111;'> 865B </span>","children":null,"spread":false},{"title":"dimm_interface.sv <span style='color:#111;'> 31.61KB </span>","children":null,"spread":false},{"title":"proj_package.sv <span style='color:#111;'> 19.57KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 5.41KB </span>","children":null,"spread":false},{"title":"tb.sv <span style='color:#111;'> 25.84KB </span>","children":null,"spread":false},{"title":"modelsim_dimm.do <span style='color:#111;'> 2.17KB </span>","children":null,"spread":false},{"title":"dimm_tb.sv <span style='color:#111;'> 46.27KB </span>","children":null,"spread":false},{"title":"MemoryArray.svp <span style='color:#111;'> 21.44KB </span>","children":null,"spread":false},{"title":"arch_package.sv <span style='color:#111;'> 55.00KB </span>","children":null,"spread":false},{"title":"ddr4_model.svp <span style='color:#111;'> 209.52KB </span>","children":null,"spread":false}],"spread":false},{"title":"protected_vcs","children":[{"title":"timing_tasks.sv <span style='color:#111;'> 23.79KB </span>","children":null,"spread":false},{"title":"StateTableCore.svp <span style='color:#111;'> 218.85KB </span>","children":null,"spread":false},{"title":"dimm_subtest.vh <span style='color:#111;'> 14.08KB </span>","children":null,"spread":false},{"title":"readme_dimm.txt <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"dimm.vh <span style='color:#111;'> 1.91KB </span>","children":null,"spread":false},{"title":"interface.sv <span style='color:#111;'> 966B </span>","children":null,"spread":false},{"title":"memory_file.txt <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"StateTable.svp <span style='color:#111;'> 6.02KB </span>","children":null,"spread":false},{"title":"subtest.vh <span style='color:#111;'> 17.22KB </span>","children":null,"spread":false},{"title":"arch_defines.v <span style='color:#111;'> 865B </span>","children":null,"spread":false},{"title":"dimm_interface.sv <span style='color:#111;'> 31.61KB </span>","children":null,"spread":false},{"title":"run_vcs <span style='color:#111;'> 161B </span>","children":null,"spread":false},{"title":"run_dimm_vcs <span style='color:#111;'> 304B </span>","children":null,"spread":false},{"title":"proj_package.sv <span style='color:#111;'> 19.57KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 5.41KB </span>","children":null,"spread":false},{"title":"tb.sv <span style='color:#111;'> 25.84KB </span>","children":null,"spread":false},{"title":"dimm_tb.sv <span style='color:#111;'> 46.27KB </span>","children":null,"spread":false},{"title":"MemoryArray.svp <span style='color:#111;'> 20.85KB </span>","children":null,"spread":false},{"title":"arch_package.sv <span style='color:#111;'> 55.00KB </span>","children":null,"spread":false},{"title":"ddr4_model.svp <span style='color:#111;'> 212.37KB </span>","children":null,"spread":false}],"spread":false},{"title":"protected_ncverilog","children":[{"title":"run_dimm_ncverilog <span style='color:#111;'> 181B </span>","children":null,"spread":false},{"title":"timing_tasks.sv <span style='color:#111;'> 23.79KB </span>","children":null,"spread":false},{"title":"StateTableCore.svp <span style='color:#111;'> 216.40KB </span>","children":null,"spread":false},{"title":"dimm_subtest.vh <span style='color:#111;'> 14.08KB </span>","children":null,"spread":false},{"title":"readme_dimm.txt <span style='color:#111;'> 4.15KB </span>","children":null,"spread":false},{"title":"dimm.vh <span style='color:#111;'> 1.91KB </span>","children":null,"spread":false},{"title":"run_ncverilog <span style='color:#111;'> 171B </span>","children":null,"spread":false},{"title":"interface.sv <span style='color:#111;'> 966B </span>","children":null,"spread":false},{"title":"memory_file.txt <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"StateTable.svp <span style='color:#111;'> 7.68KB </span>","children":null,"spread":false},{"title":"subtest.vh <span style='color:#111;'> 17.22KB </span>","children":null,"spread":false},{"title":"arch_defines.v <span style='color:#111;'> 865B </span>","children":null,"spread":false},{"title":"dimm_interface.sv <span style='color:#111;'> 31.61KB </span>","children":null,"spread":false},{"title":"proj_package.sv <span style='color:#111;'> 19.57KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 5.41KB </span>","children":null,"spread":false},{"title":"tb.sv <span style='color:#111;'> 25.84KB </span>","children":null,"spread":false},{"title":"dimm_tb.sv <span style='color:#111;'> 46.27KB </span>","children":null,"spread":false},{"title":"MemoryArray.svp <span style='color:#111;'> 21.40KB </span>","children":null,"spread":false},{"title":"arch_package.sv <span style='color:#111;'> 55.00KB </span>","children":null,"spread":false},{"title":"ddr4_model.svp <span style='color:#111;'> 213.48KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]