镁光 最新DDR3仿真模型

[{"title":"（ 11 个子文件 34KB ） 镁光 最新DDR3仿真模型","children":[{"title":"镁光 最新DDR3 SDRAM Verilog Model","children":[{"title":"8192Mb_ddr3_parameters.vh <span style='color:#111;'> 37.99KB </span>","children":null,"spread":false},{"title":"ddr3_dimm.v <span style='color:#111;'> 16.96KB </span>","children":null,"spread":false},{"title":"tb.v <span style='color:#111;'> 19.53KB </span>","children":null,"spread":false},{"title":"2048Mb_ddr3_parameters.vh <span style='color:#111;'> 52.78KB </span>","children":null,"spread":false},{"title":"ddr3.v <span style='color:#111;'> 161.52KB </span>","children":null,"spread":false},{"title":"ddr3_mcp.v <span style='color:#111;'> 4.11KB </span>","children":null,"spread":false},{"title":"subtest.vh <span style='color:#111;'> 14.12KB </span>","children":null,"spread":false},{"title":"1024Mb_ddr3_parameters.vh <span style='color:#111;'> 53.70KB </span>","children":null,"spread":false},{"title":"4096Mb_ddr3_parameters.vh <span style='color:#111;'> 52.78KB </span>","children":null,"spread":false},{"title":"ddr3_module.v <span style='color:#111;'> 34.03KB </span>","children":null,"spread":false},{"title":"readme.txt <span style='color:#111;'> 9.20KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]