[{"title":"( 3 个子文件 4.68MB ) 《设计与验证VerilogHDL》源码实例 和 Verilog规范","children":[{"title":"《设计与验证VerilogHDL》源码实例 和 Verilog规范","children":[{"title":"IEEE_Std1364-1995_Verilog.rar <span style='color:#111;'> 1.36MB </span>","children":null,"spread":false},{"title":"设计与验证Verilog_实例.rar <span style='color:#111;'> 1.79MB </span>","children":null,"spread":false},{"title":"IEEE standard Verilog HDL1364-2001[1]","children":[{"title":"IEEE standard Verilog HDL1364-2001.pdf <span style='color:#111;'> 2.87MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]