VerilogHDL编写的4位BCD码转BIN码输出

[{"title":"（ 136 个子文件 848KB ） VerilogHDL编写的4位BCD码转BIN码输出","children":[{"title":"BCDtoBIN_nativelink_simulation.rpt <span style='color:#111;'> 2.60KB </span>","children":null,"spread":false},{"title":"基于FPGA的BCD码转换为二进制码的电路设计.pdf <span style='color:#111;'> 81.31KB </span>","children":null,"spread":false},{"title":"BCDtoBIN.sgdiff.hdb <span style='color:#111;'> 10.99KB </span>","children":null,"spread":false},{"title":"BCDtoBIN.eda.qmsg <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false},{"title":"BCDtoBIN.asm.qmsg <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]