[{"title":"( 23 个子文件 723KB ) 用verilog语言来描述矩阵乘法运算的代码","children":[{"title":"matrix3x3","children":[{"title":"web_uploads","children":null,"spread":false},{"title":"tags","children":[{"title":"arelease","children":[{"title":"fv","children":[{"title":"read_image_16bit.m <span style='color:#111;'> 242B </span>","children":null,"spread":false},{"title":"onion_8bit.png <span style='color:#111;'> 51.18KB </span>","children":null,"spread":false},{"title":"read_image_8bit.m <span style='color:#111;'> 229B </span>","children":null,"spread":false},{"title":"onion_16bit.tif <span style='color:#111;'> 166.21KB </span>","children":null,"spread":false}],"spread":true},{"title":"sim","children":[{"title":"rtl_sim","children":[{"title":"X.txt <span style='color:#111;'> 234.93KB </span>","children":null,"spread":false},{"title":"colorconv_sim.do <span style='color:#111;'> 1.02KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"bench","children":[{"title":"vhdl","children":[{"title":"colorconv_tb.vhd <span style='color:#111;'> 5.90KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"colorconv_spec.doc <span style='color:#111;'> 452.00KB </span>","children":null,"spread":false}],"spread":true},{"title":"rtl","children":[{"title":"vhdl","children":[{"title":"colorconv.vhd <span style='color:#111;'> 5.75KB </span>","children":null,"spread":false},{"title":"ccfactors_pkg.vhd <span style='color:#111;'> 23.43KB </span>","children":null,"spread":false},{"title":"colorconv_wb.vhd <span style='color:#111;'> 6.46KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"trunk","children":[{"title":"fv","children":[{"title":"read_image_16bit.m <span style='color:#111;'> 242B </span>","children":null,"spread":false},{"title":"onion_8bit.png <span style='color:#111;'> 51.18KB </span>","children":null,"spread":false},{"title":"read_image_8bit.m <span style='color:#111;'> 229B </span>","children":null,"spread":false},{"title":"onion_16bit.tif <span style='color:#111;'> 166.21KB </span>","children":null,"spread":false}],"spread":true},{"title":"sim","children":[{"title":"rtl_sim","children":[{"title":"multiplier3x3_sim.do <span style='color:#111;'> 996B </span>","children":null,"spread":false},{"title":"X.txt <span style='color:#111;'> 234.93KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"COPYNG <span style='color:#111;'> 18.08KB </span>","children":null,"spread":false},{"title":"bench","children":[{"title":"vhdl","children":[{"title":"multiplier3x3_tb.vhd <span style='color:#111;'> 9.58KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"doc","children":[{"title":"colorconv_spec.doc <span style='color:#111;'> 452.00KB </span>","children":null,"spread":false},{"title":"multiplier3x3_spec.doc <span style='color:#111;'> 442.50KB </span>","children":null,"spread":false}],"spread":true},{"title":"rtl","children":[{"title":"vhdl","children":[{"title":"multiplier3x3_wb.vhd <span style='color:#111;'> 9.83KB </span>","children":null,"spread":false},{"title":"multiplier3x3.vhd <span style='color:#111;'> 9.04KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"branches","children":null,"spread":false}],"spread":true}],"spread":true}]