[{"title":"( 4 个子文件 19.25MB ) XHDL之VHDL与Verilog语言互相转化","children":[{"title":"XHDLrj","children":[{"title":"西西软件园.txt <span style='color:#111;'> 89B </span>","children":null,"spread":false},{"title":"西西软件园.url <span style='color:#111;'> 132B </span>","children":null,"spread":false},{"title":"xhdl-4.2.1-demo-mode-restriction-patch.zip <span style='color:#111;'> 35.29KB </span>","children":null,"spread":false},{"title":"X-HDL-4.2.1-Setup.exe <span style='color:#111;'> 19.44MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]