[{"title":"( 2 个子文件 325.62MB ) Verilog.HDL高级数字设计.2nd.zip","children":[{"title":"Verilog HDL高级数字设计.2nd.cn.pdf <span style='color:#111;'> 292.74MB </span>","children":null,"spread":false},{"title":"Verilog HDL高级数字设计.2nd.en.pdf <span style='color:#111;'> 85.08MB </span>","children":null,"spread":false}],"spread":true}]