Verilog 驱动vga实现一个数字时钟

[{"title":"（ 292 个子文件 21.5MB ） Verilog 驱动vga实现一个数字时钟","children":[{"title":"dat_to_bcd.v <span style='color:#111;'> 2.29KB </span>","children":null,"spread":false},{"title":"vga_display.v <span style='color:#111;'> 52.67KB </span>","children":null,"spread":false},{"title":"time_display.ipinfo <span style='color:#111;'> 163B </span>","children":null,"spread":false},{"title":"vga_driver.v <span style='color:#111;'> 3.83KB </span>","children":null,"spread":false},{"title":"smg_display.v <span style='color:#111;'> 4.60KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]