[{"title":"( 4 个子文件 5KB ) 基于FPGA的乘累加器","children":[{"title":"乘—累加电路","children":[{"title":"说明.doc <span style='color:#111;'> 19.50KB </span>","children":null,"spread":false},{"title":"mac","children":[{"title":"mac.vwf <span style='color:#111;'> 9.49KB </span>","children":null,"spread":false},{"title":"mac.vhd <span style='color:#111;'> 623B </span>","children":null,"spread":false},{"title":"mac.qpf <span style='color:#111;'> 904B </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}]