单周期CPU实现（verilog语言，使用vivado软件）

[{"title":"（ 17 个子文件 717KB ） 单周期CPU实现（verilog语言，使用vivado软件）","children":[{"title":"单周期CPU实现","children":[{"title":"code","children":[{"title":"im.v <span style='color:#111;'> 524B </span>","children":null,"spread":false},{"title":"testbench.v <span style='color:#111;'> 371B </span>","children":null,"spread":false},{"title":"mips.v <span style='color:#111;'> 798B </span>","children":null,"spread":false},{"title":"data.txt <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"npc.v <span style='color:#111;'> 1.19KB </span>","children":null,"spread":false},{"title":"aluControl.v <span style='color:#111;'> 1.31KB </span>","children":null,"spread":false},{"title":"ctrl.v <span style='color:#111;'> 2.78KB </span>","children":null,"spread":false},{"title":"reg.v <span style='color:#111;'> 908B </span>","children":null,"spread":false},{"title":"pc.v <span style='color:#111;'> 767B </span>","children":null,"spread":false},{"title":"extender.v <span style='color:#111;'> 196B </span>","children":null,"spread":false},{"title":"alu.v <span style='color:#111;'> 1.03KB </span>","children":null,"spread":false},{"title":"mux.v <span style='color:#111;'> 672B </span>","children":null,"spread":false},{"title":"dm.v <span style='color:#111;'> 554B </span>","children":null,"spread":false},{"title":"datapath.v <span style='color:#111;'> 2.17KB </span>","children":null,"spread":false},{"title":"code.txt <span style='color:#111;'> 580B </span>","children":null,"spread":false}],"spread":false},{"title":"芯片.txt <span style='color:#111;'> 16B </span>","children":null,"spread":false},{"title":"实验报告.docx <span style='color:#111;'> 756.57KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]