高斯信道的Verilog实现代码

[{"title":"（ 7 个子文件 222KB ） 高斯信道的Verilog实现代码","children":[{"title":"ICECS_00_Emul.pdf <span style='color:#111;'> 420.99KB </span>","children":null,"spread":false},{"title":"awgn_clt.vhd <span style='color:#111;'> 7.58KB </span>","children":null,"spread":false},{"title":"awgn_top.vhd <span style='color:#111;'> 15.26KB </span>","children":null,"spread":false},{"title":"rand_src.v <span style='color:#111;'> 8.06KB </span>","children":null,"spread":false},{"title":"soft_demod.v <span style='color:#111;'> 29.04KB </span>","children":null,"spread":false},{"title":"berr_caculate.v <span style='color:#111;'> 2.66KB </span>","children":null,"spread":false},{"title":"bpsk_mod.v <span style='color:#111;'> 4.90KB </span>","children":null,"spread":false}],"spread":true}]