计算机组成原理头歌平台全通关源码

上传者: 52571073 | 上传时间: 2022-04-26 09:34:05 | 文件大小: 2.66MB | 文件类型: RAR
头歌 计算机组成原理

文件下载

资源详情

[{"title":"( 37 个子文件 2.66MB ) 计算机组成原理头歌平台全通关源码","children":[{"title":"运算器设计","children":[{"title":"第8关:乘法流水线设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第10关:补码一位乘法器设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第5关:32位快速加法器设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第6关:5位无符号阵列乘法器设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第2关:CLA182四位先行进位电路设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第4关:16位快速加法器设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第7关:6位有符号补码阵列乘法器.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第1关:8位可控加减法电路设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第11关:MIPS运算器设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第3关:4位快速加法器设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false},{"title":"第9关:原码一位乘法器设计.txt <span style='color:#111;'> 540.17KB </span>","children":null,"spread":false}],"spread":false},{"title":"现代时序CPU设计","children":[{"title":"单总线CPU微程序条件判别测试逻辑.txt <span style='color:#111;'> 679.47KB </span>","children":null,"spread":false},{"title":"单总线CPU微程序入口查找逻辑.txt <span style='color:#111;'> 679.47KB </span>","children":null,"spread":false},{"title":"现代时序硬布线控制器状态机设计.txt <span style='color:#111;'> 679.47KB </span>","children":null,"spread":false},{"title":"单总线CPU微程序控制器设计.txt <span style='color:#111;'> 679.47KB </span>","children":null,"spread":false},{"title":"采用微程序的单总线CPU设计.txt <span style='color:#111;'> 679.47KB </span>","children":null,"spread":false},{"title":"现代时序硬布线控制器设计.txt <span style='color:#111;'> 679.47KB </span>","children":null,"spread":false},{"title":"MIPS指令译码器设计.txt <span style='color:#111;'> 679.47KB </span>","children":null,"spread":false}],"spread":true},{"title":"定长CPU设计","children":[{"title":"第6关:定长指令周期---单总线CPU设计.txt <span style='color:#111;'> 537.52KB </span>","children":null,"spread":false},{"title":"第5关:定长指令周期---硬布线控制器设计.txt <span style='color:#111;'> 537.52KB </span>","children":null,"spread":false},{"title":"第4关:硬布线控制器组合逻辑单元.txt <span style='color:#111;'> 537.52KB </span>","children":null,"spread":false},{"title":"第2关:定长指令周期---时序发生器FSM设计.txt <span style='color:#111;'> 537.52KB </span>","children":null,"spread":false},{"title":"第3关:定长指令周期---时序发生器输出函数设计.txt <span style='color:#111;'> 537.52KB </span>","children":null,"spread":false},{"title":"MIPS指令译码器设计.txt <span style='color:#111;'> 537.52KB </span>","children":null,"spread":false}],"spread":true},{"title":"存储系统设计","children":[{"title":"第2关:MIPS寄存器文件设计.txt <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false},{"title":"第7关:2路组相联cache设计.txt <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false},{"title":"第5关:直接相联cache设计.txt <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false},{"title":"第6关:4路组相连cache设计.txt <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false},{"title":"第1关:汉字字库存储芯片扩展实验.txt <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false},{"title":"第4关:全相联cache设计.txt <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false},{"title":"第3关:MIPS RAM设计.txt <span style='color:#111;'> 1.03MB </span>","children":null,"spread":false}],"spread":true},{"title":"变长指令周期CPU设计","children":[{"title":"硬布线控制器组合逻辑单元.txt <span style='color:#111;'> 521.85KB </span>","children":null,"spread":false},{"title":"变长指令周期---单总线CPU设计.txt <span style='color:#111;'> 521.85KB </span>","children":null,"spread":false},{"title":"变长指令周期---硬布线控制器设计.txt <span style='color:#111;'> 521.85KB </span>","children":null,"spread":false},{"title":"变长指令周期---时序发生器输出函数设计.txt <span style='color:#111;'> 521.85KB </span>","children":null,"spread":false},{"title":"变长指令周期---时序发生器FSM设计.txt <span style='color:#111;'> 521.85KB </span>","children":null,"spread":false},{"title":"MIPS指令译码器设计.txt <span style='color:#111;'> 521.85KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明