EDA逻辑电路设计 基于Quarter和modelsim的仿真 七段译码器

[{"title":"（ 1110 个子文件 3.98MB ） EDA逻辑电路设计 基于Quarter和modelsim的仿真 七段译码器","children":[{"title":"seven_seg.fit.summary <span style='color:#111;'> 608B </span>","children":null,"spread":false},{"title":"seven_seg.qws <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"seven_seg.fit.rpt <span style='color:#111;'> 168.73KB </span>","children":null,"spread":false},{"title":"seven_seg.vhd.bak <span style='color:#111;'> 0B </span>","children":null,"spread":false},{"title":"seven_seg.sta.rpt <span style='color:#111;'> 21.74KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]