[{"title":"( 3 个子文件 7.57MB ) 基于fpga的俄罗斯方块-vga显示.zip","children":[{"title":"Verilog设计","children":[{"title":"Tetris_Zedboard.zip <span style='color:#111;'> 5.31MB </span>","children":null,"spread":false},{"title":"verilog展示_俄罗斯方块.pptx <span style='color:#111;'> 1.14MB </span>","children":null,"spread":false},{"title":"Verilog HDL高级数字设计实验报告.docx <span style='color:#111;'> 1.44MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]