F1K_GHS_9_R7F701587_CSIG_MasterSlave.7z

上传者: 43588305 | 上传时间: 2021-04-14 19:01:46 | 文件大小: 946KB | 文件类型: 7Z
本资源是RH850/F1K的CSIG(SPI)例程。 RH850/F1K是Renesas(瑞萨)的一款汽车级的32bit MCU芯片,集成多种通信接口,如SPI,有CSIH和CSIG两种。本例程演示了CSIG作为SPI master和SPI slave进行数据收发。 适用于使用RH850/F1K芯片进行软件开发的工程师或者单片机学习的人员。

文件下载

资源详情

[{"title":"( 86 个子文件 946KB ) F1K_GHS_9_R7F701587_CSIG_MasterSlave.7z","children":[{"title":"F1K_GHS_9_R7F701587_CSIG_MasterSlave","children":[{"title":"SourceInsight","children":null,"spread":false},{"title":"output","children":[{"title":"example.map <span style='color:#111;'> 30.99KB </span>","children":null,"spread":false},{"title":"example <span style='color:#111;'> 53.73KB </span>","children":null,"spread":false},{"title":"list","children":[{"title":"4_INTPn.lst <span style='color:#111;'> 14.96KB </span>","children":null,"spread":false},{"title":"8_CHIG.lst <span style='color:#111;'> 70.73KB </span>","children":null,"spread":false},{"title":"main.lst <span style='color:#111;'> 16.72KB </span>","children":null,"spread":false},{"title":"dr7f701581_startup.lst <span style='color:#111;'> 133.87KB </span>","children":null,"spread":false},{"title":"3_ResetController.lst <span style='color:#111;'> 11.78KB </span>","children":null,"spread":false},{"title":"7_WDTA.lst <span style='color:#111;'> 9.58KB </span>","children":null,"spread":false},{"title":"1_ClockController.lst <span style='color:#111;'> 30.41KB </span>","children":null,"spread":false},{"title":"9_Port.lst <span style='color:#111;'> 98.83KB </span>","children":null,"spread":false},{"title":"dr7f701587_startup.lst <span style='color:#111;'> 168.34KB </span>","children":null,"spread":false},{"title":"2_ClockMonitor.lst <span style='color:#111;'> 12.50KB </span>","children":null,"spread":false},{"title":"5_CSIH_FIFO.lst <span style='color:#111;'> 128.53KB </span>","children":null,"spread":false}],"spread":false},{"title":"example.graph <span style='color:#111;'> 7.05KB </span>","children":null,"spread":false},{"title":"example.hex <span style='color:#111;'> 23.56KB </span>","children":null,"spread":false},{"title":"objects","children":[{"title":"9_Port.d <span style='color:#111;'> 499B </span>","children":null,"spread":false},{"title":"2_ClockMonitor.dbo <span style='color:#111;'> 41.80KB </span>","children":null,"spread":false},{"title":"7_WDTA.dbo <span style='color:#111;'> 37.29KB </span>","children":null,"spread":false},{"title":"5_CSIH_FIFO.dbo <span style='color:#111;'> 283.93KB </span>","children":null,"spread":false},{"title":"5_CSIH_FIFO.o <span style='color:#111;'> 12.05KB </span>","children":null,"spread":false},{"title":"7_WDTA.o <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"7_WDTA.d <span style='color:#111;'> 480B </span>","children":null,"spread":false},{"title":"dr7f701581_startup.d <span style='color:#111;'> 416B </span>","children":null,"spread":false},{"title":"dr7f701587_startup.dbo <span style='color:#111;'> 3.50KB </span>","children":null,"spread":false},{"title":"4_INTPn.o <span style='color:#111;'> 2.08KB </span>","children":null,"spread":false},{"title":"4_INTPn.dbo <span style='color:#111;'> 247.32KB </span>","children":null,"spread":false},{"title":"3_ResetController.d <span style='color:#111;'> 524B </span>","children":null,"spread":false},{"title":"8_CHIG.d <span style='color:#111;'> 499B </span>","children":null,"spread":false},{"title":"dr7f701587_startup.d <span style='color:#111;'> 416B </span>","children":null,"spread":false},{"title":"1_ClockController.d <span style='color:#111;'> 524B </span>","children":null,"spread":false},{"title":"1_ClockController.o <span style='color:#111;'> 5.44KB </span>","children":null,"spread":false},{"title":"2_ClockMonitor.d <span style='color:#111;'> 512B </span>","children":null,"spread":false},{"title":"9_Port.dbo <span style='color:#111;'> 90.62KB </span>","children":null,"spread":false},{"title":"5_CSIH_FIFO.d <span style='color:#111;'> 500B </span>","children":null,"spread":false},{"title":"main.d <span style='color:#111;'> 491B </span>","children":null,"spread":false},{"title":"dr7f701587_startup.o <span style='color:#111;'> 8.39KB </span>","children":null,"spread":false},{"title":"3_ResetController.dbo <span style='color:#111;'> 41.82KB </span>","children":null,"spread":false},{"title":"main.dbo <span style='color:#111;'> 5.50KB </span>","children":null,"spread":false},{"title":"4_INTPn.d <span style='color:#111;'> 484B </span>","children":null,"spread":false},{"title":"8_CHIG.dbo <span style='color:#111;'> 282.52KB </span>","children":null,"spread":false},{"title":"8_CHIG.o <span style='color:#111;'> 8.77KB </span>","children":null,"spread":false},{"title":"9_Port.o <span style='color:#111;'> 19.93KB </span>","children":null,"spread":false},{"title":"dr7f701581_startup.o <span style='color:#111;'> 7.25KB </span>","children":null,"spread":false},{"title":"main.o <span style='color:#111;'> 3.81KB </span>","children":null,"spread":false},{"title":"3_ResetController.o <span style='color:#111;'> 2.11KB </span>","children":null,"spread":false},{"title":"2_ClockMonitor.o <span style='color:#111;'> 2.16KB </span>","children":null,"spread":false},{"title":"dr7f701581_startup.dbo <span style='color:#111;'> 3.08KB </span>","children":null,"spread":false},{"title":"1_ClockController.dbo <span style='color:#111;'> 66.32KB </span>","children":null,"spread":false}],"spread":false},{"title":"example.dep <span style='color:#111;'> 1.70KB </span>","children":null,"spread":false},{"title":"example.mem <span style='color:#111;'> 9.77KB </span>","children":null,"spread":false},{"title":"example.siz <span style='color:#111;'> 301B </span>","children":null,"spread":false},{"title":"example.dnm <span style='color:#111;'> 92.94KB </span>","children":null,"spread":false},{"title":"example.dla <span style='color:#111;'> 974.44KB </span>","children":null,"spread":false},{"title":"example.rec <span style='color:#111;'> 25.17KB </span>","children":null,"spread":false}],"spread":false},{"title":"example.gpj <span style='color:#111;'> 642B </span>","children":null,"spread":false},{"title":"ReadMe.docx <span style='color:#111;'> 12.67KB </span>","children":null,"spread":false},{"title":"device","children":[{"title":"icu_feret.h <span style='color:#111;'> 7.27KB </span>","children":null,"spread":false},{"title":"dr7f701587.dvf.h <span style='color:#111;'> 2.66MB </span>","children":null,"spread":false},{"title":"dr7f701587_startup.850 <span style='color:#111;'> 59.45KB </span>","children":null,"spread":false},{"title":"device.h <span style='color:#111;'> 3.65KB </span>","children":null,"spread":false},{"title":"io_macros_v2.h <span style='color:#111;'> 7.72KB </span>","children":null,"spread":false},{"title":"device.gpj <span style='color:#111;'> 148B </span>","children":null,"spread":false},{"title":"9_Port.h <span style='color:#111;'> 7.57KB </span>","children":null,"spread":false},{"title":"r_typedefs.h <span style='color:#111;'> 4.84KB </span>","children":null,"spread":false},{"title":"dr7f701587.dvf <span style='color:#111;'> 2.49MB </span>","children":null,"spread":false},{"title":"xx.ld <span style='color:#111;'> 7.38KB </span>","children":null,"spread":false},{"title":"cpu.h <span style='color:#111;'> 37.82KB </span>","children":null,"spread":false},{"title":"R7F7015874","children":[{"title":"dr7f701587.grd <span style='color:#111;'> 3.70MB </span>","children":null,"spread":false},{"title":"dr7f701587_0.grd <span style='color:#111;'> 3.91MB </span>","children":null,"spread":false},{"title":"dr7f701587_0.xml <span style='color:#111;'> 4.28MB </span>","children":null,"spread":false}],"spread":false},{"title":"dr7f701587_irq.h <span style='color:#111;'> 61.57KB </span>","children":null,"spread":false},{"title":"dr7f701587.ld <span style='color:#111;'> 8.38KB </span>","children":null,"spread":false}],"spread":false},{"title":"debug","children":[{"title":"connection.con <span style='color:#111;'> 2.21KB </span>","children":null,"spread":false},{"title":"debug.gpj <span style='color:#111;'> 37B </span>","children":null,"spread":false}],"spread":true},{"title":"source","children":[{"title":"Draft.c <span style='color:#111;'> 1.15KB </span>","children":null,"spread":false},{"title":"1_ClockController.c <span style='color:#111;'> 7.05KB </span>","children":null,"spread":false},{"title":"4_INTPn.c <span style='color:#111;'> 3.26KB </span>","children":null,"spread":false},{"title":"main.c <span style='color:#111;'> 3.93KB </span>","children":null,"spread":false},{"title":"7_WDTA.c <span style='color:#111;'> 1.64KB </span>","children":null,"spread":false},{"title":"9_Port.c <span style='color:#111;'> 14.23KB </span>","children":null,"spread":false},{"title":"3_ResetController.c <span style='color:#111;'> 2.47KB </span>","children":null,"spread":false},{"title":"8_CHIG.c <span style='color:#111;'> 14.98KB </span>","children":null,"spread":false},{"title":"6_Standby.c <span style='color:#111;'> 2.14KB </span>","children":null,"spread":false},{"title":"5_CSIH_FIFO.c <span style='color:#111;'> 39.31KB </span>","children":null,"spread":false},{"title":"source.gpj <span style='color:#111;'> 137B </span>","children":null,"spread":false},{"title":"2_ClockMonitor.c <span style='color:#111;'> 2.79KB </span>","children":null,"spread":false}],"spread":false}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明