VHDL 实验四 八位七段数码管动态显示电路的设计

[{"title":"（ 101 个子文件 408KB ） VHDL 实验四 八位七段数码管动态显示电路的设计","children":[{"title":"shiyansi.qpf <span style='color:#111;'> 1.26KB </span>","children":null,"spread":false},{"title":"shiyansi.qsf <span style='color:#111;'> 3.59KB </span>","children":null,"spread":false},{"title":"shiyansi.map.rdb <span style='color:#111;'> 1.29KB </span>","children":null,"spread":false},{"title":"shiyansi.sld_design_entry.sci <span style='color:#111;'> 216B </span>","children":null,"spread":false},{"title":"shiyansi.asm.qmsg <span style='color:#111;'> 2.46KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]