2021FPGA顶会全部论文.rar

上传者: 43458628 | 上传时间: 2021-03-19 17:08:39 | 文件大小: 56.4MB | 文件类型: RAR
2021年度FPGA顶会全部的论文

文件下载

资源详情

[{"title":"( 28 个子文件 56.4MB ) 2021FPGA顶会全部论文.rar","children":[{"title":"FPGA2021","children":[{"title":"10-Demystifying the Memory System of Modern Datacenter FPGAs.pdf <span style='color:#111;'> 1.54MB </span>","children":null,"spread":false},{"title":"3-Tensor Slices to the Rescue Supercharging ML Acceleration onFPGAs.pdf <span style='color:#111;'> 1.26MB </span>","children":null,"spread":false},{"title":"14-GraSU A Fast Graph Update Library for FPGA-based Dynamic.pdf <span style='color:#111;'> 2.34MB </span>","children":null,"spread":false},{"title":"25-MOCHA Multinode Cost Optimization.pdf <span style='color:#111;'> 1.17MB </span>","children":null,"spread":false},{"title":"19-CoDeNet Efficient Deployment of Input-Adaptive Object.pdf <span style='color:#111;'> 2.77MB </span>","children":null,"spread":false},{"title":"11-HBM Connect High-Performance HLS Interconnect.pdf <span style='color:#111;'> 1.82MB </span>","children":null,"spread":false},{"title":"22-An FPGA-based 7-ENOB 600 MSamples ADC without any.pdf <span style='color:#111;'> 5.78MB </span>","children":null,"spread":false},{"title":"16-FracBNN Accurate and FPGA-Efficient Binary Neural Networks.pdf <span style='color:#111;'> 2.04MB </span>","children":null,"spread":false},{"title":"15-Folded Integer Multiplication for FPGAs.pdf <span style='color:#111;'> 1.24MB </span>","children":null,"spread":false},{"title":"18-S2N2 A FPGA Accelerator for Streaming Spiking Neural.pdf <span style='color:#111;'> 2.35MB </span>","children":null,"spread":false},{"title":"00-2021FPGA顶会目录.docx <span style='color:#111;'> 215.22KB </span>","children":null,"spread":false},{"title":"23-A Framework for Customizable FPGA-based Image Registration.pdf <span style='color:#111;'> 1.86MB </span>","children":null,"spread":false},{"title":"17-DYNAMAP Dynamic Algorithm Mapping Framework for.pdf <span style='color:#111;'> 1.68MB </span>","children":null,"spread":false},{"title":"6-Scientific Applications of FPGAs at the LHC .pdf <span style='color:#111;'> 193.03KB </span>","children":null,"spread":false},{"title":"8-AutoBridge Coupling Coarse-Grained Floorplanning andPipelining for High-Frequency HLS Design on Multi-Die FPGAs.pdf <span style='color:#111;'> 5.44MB </span>","children":null,"spread":false},{"title":"7-Github源码ThunderGP-master.zip <span style='color:#111;'> 5.37MB </span>","children":null,"spread":false},{"title":"2-NetCracker A Peek into the Routing Architectureof Xilinx 7-Series FPGAs.pdf <span style='color:#111;'> 1.78MB </span>","children":null,"spread":false},{"title":"7-ThunderGP HLS-Based Graph Processing Framework on FPGAs.pdf <span style='color:#111;'> 1.17MB </span>","children":null,"spread":false},{"title":"26-Design Principles for Packet Deparsers on FPGAs.pdf <span style='color:#111;'> 981.89KB </span>","children":null,"spread":false},{"title":"5-FABulous An Embedded FPGA Framework.pdf <span style='color:#111;'> 1.37MB </span>","children":null,"spread":false},{"title":"20-Efficient FPGA Modular Multiplication Implementation.pdf <span style='color:#111;'> 1.08MB </span>","children":null,"spread":false},{"title":"4-Global Is the New LocalFPGA Architecture at 5nm and Beyond.pdf <span style='color:#111;'> 2.58MB </span>","children":null,"spread":false},{"title":"13-Interactive Debugging at IP Block Interfaces in FPGAs.pdf <span style='color:#111;'> 1007.50KB </span>","children":null,"spread":false},{"title":"9-AutoSA A Polyhedral Compiler for High-Performance.pdf <span style='color:#111;'> 2.08MB </span>","children":null,"spread":false},{"title":"21-Reconfigurable Acceleration of Short Read Mapping with.pdf <span style='color:#111;'> 1.78MB </span>","children":null,"spread":false},{"title":"24-NASCENT Near-Storage Acceleration of Database Sort on.pdf <span style='color:#111;'> 972.37KB </span>","children":null,"spread":false},{"title":"12-PRGA An Open-Source FPGA Research and.pdf <span style='color:#111;'> 2.10MB </span>","children":null,"spread":false},{"title":"1-Top-down Physical Design of Soft Embedded FPGA Fabrics.pdf <span style='color:#111;'> 5.94MB </span>","children":null,"spread":false}],"spread":false}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明