rc-fpga-zcu:将fpga-zynq(火箭芯片)移植到Xilinx ZYNQ Ultrascale +板(ZCU102)-源码

上传者: 42181888 | 上传时间: 2021-09-22 20:10:00 | 文件大小: 250KB | 文件类型: ZIP
Xilinx ZYNQ Ultrascale + ZCU102上的RISC-V火箭芯片 关于这个仓库 这是FPGA 上RISC-V的ZCU102端口。 ZCU102至少可以容纳四芯RISC-V核火箭芯片。 该存储库的火箭芯片版本与原始存储库相同,该原始存储库在2018年4月。 新的火箭芯片版本可以在主流火箭芯片。 在ZCU102上,使用Vivado v2017.1进行单核配置的时钟频率(时钟速度)可以达到195 MHz。 请参阅以了解如何使用此存储库。 注意:我最近在删除了sed命令,因为它在主机OS环境中不可靠。 而是,在第一次构建之前,只需在245行中插入新行|aarch \ 。 关于SD卡(将硬件和软件堆栈带入FPGA),请参见 。 当前流已在以下主机环境中经过测试: 软件 版本 作业系统 16.04.1-Ubuntu与4.15.0-64-generic内核 重击 4.3.48

文件下载

资源详情

[{"title":"( 63 个子文件 250KB ) rc-fpga-zcu:将fpga-zynq(火箭芯片)移植到Xilinx ZYNQ Ultrascale +板(ZCU102)-源码","children":[{"title":"rc-fpga-zcu-publish","children":[{"title":"zcu102","children":[{"title":".gitignore <span style='color:#111;'> 66B </span>","children":null,"spread":false},{"title":"soft_config","children":[{"title":"system-user.dtsi <span style='color:#111;'> 645B </span>","children":null,"spread":false},{"title":"config_freedom <span style='color:#111;'> 64.60KB </span>","children":null,"spread":false},{"title":"config <span style='color:#111;'> 8.20KB </span>","children":null,"spread":false},{"title":"petalinux_bd.sh <span style='color:#111;'> 1.25KB </span>","children":null,"spread":false},{"title":"rootfs_config <span style='color:#111;'> 86.25KB </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"tcl","children":[{"title":"zcu102_bd.tcl <span style='color:#111;'> 20.28KB </span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"clocking.vh <span style='color:#111;'> 993B </span>","children":null,"spread":false}],"spread":true},{"title":"constrs","children":[{"title":"base.xdc <span style='color:#111;'> 1.10KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"fpga-images-zcu102","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 257B </span>","children":null,"spread":false}],"spread":true},{"title":"rocket-chip","children":null,"spread":false},{"title":".gitignore <span style='color:#111;'> 938B </span>","children":null,"spread":false},{"title":"simulation","children":[{"title":".gitignore <span style='color:#111;'> 46B </span>","children":null,"spread":false},{"title":"src","children":[{"title":"verilog","children":[{"title":".gitkeep <span style='color:#111;'> 0B </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"Makefile <span style='color:#111;'> 1.45KB </span>","children":null,"spread":false}],"spread":true},{"title":"README.md <span style='color:#111;'> 31.06KB </span>","children":null,"spread":false},{"title":".gitmodules <span style='color:#111;'> 1.24KB </span>","children":null,"spread":false},{"title":"LICENSE <span style='color:#111;'> 1.36KB </span>","children":null,"spread":false},{"title":"quickstart.pdf <span style='color:#111;'> 94.05KB </span>","children":null,"spread":false},{"title":"zedboard","children":[{"title":"soft_config","children":[{"title":"skeleton.dtsi <span style='color:#111;'> 297B </span>","children":null,"spread":false},{"title":"zynq_zed.h <span style='color:#111;'> 656B </span>","children":null,"spread":false},{"title":"zedboard_devicetree.dts <span style='color:#111;'> 2.08KB </span>","children":null,"spread":false},{"title":"zynq-7000.dtsi <span style='color:#111;'> 9.89KB </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"tcl","children":[{"title":"zedboard_bd.tcl <span style='color:#111;'> 57.78KB </span>","children":null,"spread":false}],"spread":true},{"title":"verilog","children":[{"title":"clocking.vh <span style='color:#111;'> 644B </span>","children":null,"spread":false}],"spread":true},{"title":"constrs","children":[{"title":"base.xdc <span style='color:#111;'> 171B </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"fpga-images-zedboard","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 152B </span>","children":null,"spread":false}],"spread":true},{"title":"common","children":[{"title":"zynq_rocketchip.tcl <span style='color:#111;'> 6.44KB </span>","children":null,"spread":false},{"title":"Makefrag.bak <span style='color:#111;'> 8.15KB </span>","children":null,"spread":false},{"title":"rocketchip_wrapper_zcu102.v <span style='color:#111;'> 10.22KB </span>","children":null,"spread":false},{"title":"csrc","children":[{"title":"zynq_driver.cc <span style='color:#111;'> 4.89KB </span>","children":null,"spread":false},{"title":"fesvr_zynq.cc <span style='color:#111;'> 1.21KB </span>","children":null,"spread":false},{"title":"zynq_driver.h <span style='color:#111;'> 698B </span>","children":null,"spread":false}],"spread":false},{"title":"load_card.sh <span style='color:#111;'> 551B </span>","children":null,"spread":false},{"title":"Makefrag.zcu <span style='color:#111;'> 7.43KB </span>","children":null,"spread":false},{"title":"rocketchip_wrapper.v <span style='color:#111;'> 11.48KB </span>","children":null,"spread":false},{"title":"generate-pkg-mk.sh <span style='color:#111;'> 414B </span>","children":null,"spread":false},{"title":"src","children":[{"title":"main","children":[{"title":"scala","children":[{"title":"TestHarness.scala <span style='color:#111;'> 2.26KB </span>","children":null,"spread":false},{"title":"ZynqAdapter.scala <span style='color:#111;'> 4.28KB </span>","children":null,"spread":false},{"title":"Drivers.scala <span style='color:#111;'> 7.55KB </span>","children":null,"spread":false},{"title":"Generator.scala <span style='color:#111;'> 158B </span>","children":null,"spread":false},{"title":"Top.scala <span style='color:#111;'> 1.68KB </span>","children":null,"spread":false},{"title":"Configs.scala <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"Serdes.scala <span style='color:#111;'> 4.29KB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false},{"title":"make_bitstream.tcl <span style='color:#111;'> 252B </span>","children":null,"spread":false},{"title":"scripts","children":[{"title":"upgrade_version.tcl <span style='color:#111;'> 246B </span>","children":null,"spread":false},{"title":"upgrade_version.sh <span style='color:#111;'> 397B </span>","children":null,"spread":false}],"spread":false},{"title":"u-boot-xlnx","children":null,"spread":false},{"title":"Makefrag <span style='color:#111;'> 8.79KB </span>","children":null,"spread":false},{"title":"project","children":[{"title":"build.scala <span style='color:#111;'> 377B </span>","children":null,"spread":false},{"title":"build.properties <span style='color:#111;'> 20B </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"zybo","children":[{"title":"soft_config","children":[{"title":"zynq_zybo.h <span style='color:#111;'> 4.44KB </span>","children":null,"spread":false},{"title":"boards.cfg <span style='color:#111;'> 323.60KB </span>","children":null,"spread":false},{"title":"zybo_devicetree.dts <span style='color:#111;'> 9.86KB </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"tcl","children":[{"title":"zybo_bd.tcl <span style='color:#111;'> 62.97KB </span>","children":null,"spread":false}],"spread":true},{"title":"xml","children":[{"title":"ZYBO_zynq_def.xml <span style='color:#111;'> 16.75KB </span>","children":null,"spread":false}],"spread":false},{"title":"verilog","children":[{"title":"clocking.vh <span style='color:#111;'> 644B </span>","children":null,"spread":false}],"spread":false},{"title":"constrs","children":[{"title":"base.xdc <span style='color:#111;'> 178B </span>","children":null,"spread":false}],"spread":false}],"spread":true},{"title":"Makefile <span style='color:#111;'> 118B </span>","children":null,"spread":false},{"title":"fpga-images-zybo","children":null,"spread":false}],"spread":true},{"title":"zc706","children":[{"title":"fpga-images-zc706","children":null,"spread":false},{"title":"soft_config","children":[{"title":"zynq_zc70x.h <span style='color:#111;'> 819B </span>","children":null,"spread":false},{"title":"zc706_devicetree.dts <span style='color:#111;'> 11.25KB </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"tcl","children":[{"title":"zc706_bd.tcl <span style='color:#111;'> 58.97KB </span>","children":null,"spread":false}],"spread":false},{"title":"verilog","children":[{"title":"clocking.vh <span style='color:#111;'> 671B </span>","children":null,"spread":false}],"spread":false},{"title":"constrs","children":[{"title":"base.xdc <span style='color:#111;'> 378B </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"Makefile <span style='color:#111;'> 151B </span>","children":null,"spread":false}],"spread":true},{"title":"testchipip","children":null,"spread":false}],"spread":false}],"spread":true}]

评论信息

  • qq_43232578 :
    用户下载后在一定时间内未进行评价,系统默认好评。
    2021-08-09

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明